Incremental reconfiguration of multi-FPGA systems

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2002, Pages 206-213

  Lee, K K ^a   Wong, D F ^a  

^a SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; COMPUTER ARCHITECTURE; HEURISTIC METHODS; MATHEMATICAL MODELS; POLYNOMIALS; PROBLEM SOLVING; ROUTERS; TREES (MATHEMATICS);

INTERCONNECTION ARCHITECTURES;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0036382692     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/503048.503078     Document Type: Conference Paper

References (22)

1. Axis Corporation. "Xcite-2000 datasheet". http://www.axiscorp.com/products/Xcite2000.html, 1999.
2. J. Babb, R. Tessier, M. Dahl, S. Hanono, D. Hoki, and A. Agarwal. "Logic Emulation with Virtual Wires". IEEE Transactions on Computer Aided Design, 16(6):609-626, June 1997.
3. N. W. Bergmann and J. C. Mudge. "Comparing the Performance of FPGA-Based Custom Computers with General-Purpose Computers for DSP Applications". In Proceedings FPGA Symposium, pages 164-171, 1994.
4. M. Chrobak and T. H. Payne. "A Linear-time Algorithm for Drawing a Planer Graph on a Grid". In TR UCR-CS-90-2, Department of Math and Computer Sciences., University of California at Riverside, 1990.
5. M. R. Garey and D. S. Johnson. "Computers and Intractability". W. H. Feeman & Company, 1979.
6. S. Guha and S. Khuller. "Improved Methods for Approximating Node Weighted Steiner Trees and Connected Dominating Sets". Information and Computation 150, pages 57-74, 1999.
7. S. Hauck, G. Borriello, and C. Ebeling. "Springbok: A Rapid-Prototyping System for Board-Level Designs". In Proceedings FPGA Symposium, pages 170-177, October 1994.
8. Ikos Systems, Inc. "VirtuaLogic Emulation System Manual". Feb 1997.
9. G. Kant. "Drawing Planar Graphs Using the Canonical Ordering". In Proceedings Foundation of Computer Science, 1992.
10. T. Kean and I. Buchanan. "The Use of FPGAs in a Novel Computing Subsystem". In Proceedings FPGA Symposium, pages 60-66, 1992.
11. M. A. S. Khalid and J. Rose. "The Effect of Fixed I/O Positioning on The Routability and Speed of FPGAs". In Canadian Workshop on Field Programmable Devices, pages 94-102, 1995.
12. M. A. S. Khalid and J. Rose. "Experimental Evaluation of Mesh and Partial Crossbar Routing Architecture for Multi-FPGA Systems". In International Workshop on Logic and Architecture Synthesis, pages 119-127, December 1997.
13. M. A. S. Khalid and J. Rose. "A Hybrid Complete-Graph Partial-Crossbar Routing Architecture for Multi-FPGA Systems". In Proceedings FPGA Symposium, pages 45-54, February 1998.
14. P. Klein and R. Ravi. "A Nearly Best-possible Approximation Algorithm for Node-weighted Steiner Trees". In Proceedings Integer Programming and Combinatorial Optimization, pages 323-331, 1993.
15. D. Matthew, B. Jonathan, R. Tessier, S. Hanono, D. Hoki, and A. Agarwal. "Emulation of the sparcle microprocessor with the MIT virtual wires emulation system". In Proceedings FPGA Symposium, pages 14-22, 1994.
16. Quickturn. "Mercury Technology Backgrounder". http://www.quickturn.com/products/mercury_backgrounder.htm, 2000.
17. P. Shaw and G. Milne. "A Highly Parallel FPGA-based Machine and its Formal Verification". Lecture Notes in Comp. Sc. 705 - Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, pages 162-173, 1993.
18. R. Tamassia, I. G. Tollis, and J. S. Vitter. "Lower Bounds for Planar Orthogonal Drawings of Graphs". Information Processing Letters 39, pages 35-40, 1991.
19. R. Tessier. "Incremental Compilation of Logic Emulation". In Proceedings Rapid System Prototyping, pages 236-241, 1999.
20. K. Yamada, H. Nakada, A. Tsutsui, and N. Ohta. "High-Speed Emulation of Communication Circuits on a Multiple-FPGA system". In Proceedings FPGA Symposium, 1994.
21. J. Varghese, M. Butts, and J. Batcheller. "An Efficient Logic Emulation System". In IEEE Transactions on VLSI Systems, 1(2), Jun. 1993.
22. A. Zelikovsky. "An 11/6-approximation algorithm for the net-work Steiner problem". Algorithmica, 9:463-470, 1993.