Execution history guided instruction prefetching

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2002, Pages 199-208

  Zhang, Yi ^a   Haga, Steve ^a   Barua, Rajeev ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

Hardware; Instruction Cache; Performance; Prefetching

Indexed keywords

COMPUTER ARCHITECTURE; MICROPROCESSOR CHIPS; PROGRAM PROCESSORS;

INSTRUCTION CACHE;

CACHE MEMORY;

EID: 0036375541     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/514191.514220     Document Type: Conference Paper

References (25)

1. DBMSs on a modern processor: Where does time go?
2. Contrasting characteristics and cache performance of technical and multi-user commercial workloads
3. Circuits for wide-window superscalar processors
4. A performance study of instruction cache prefetching methods
5. Prefetching using markov predictors
6. UltraSPARC-III: Designing third generation 64-bit performance
7. Cooperative instruction prefetching in modern processors
8. One billion transistors, one uniprocessor, one chip
9. Wrong-path instruction prefetching
10. IBM regains performance lead with power2
11. Fetch directed instructin prefetching
12. On high-bandwidth data cache design for multi-issue processors
13. Improving prediction for procedure returns with return-address-stack repair mechanisms
14. Cache memories
15. Branch history guided instruction prefetching
16. CPU cache prefetching: Timing evaluation of hardware implementations
17. Superscalar microprocessor