SCOPUS 정보 검색 플랫폼

Computer Journal

Volumn 45, Issue 1, 2002, Pages 88-100

Optimal scheduling of digital signal processing data-flow graphs using shortest-path algorithms

(3) Shatnawi, Ali a Ahmad, M O b Swamy, M N S b

a JORDAN UNIVERSITY OF SCIENCE AND TECHNOLOGY (Jordan)

b Civil and Environmental Engineering (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; DIGITAL SIGNAL PROCESSING; GRAPH THEORY; INPUT OUTPUT PROGRAMS; OPTIMIZATION; PARALLEL ALGORITHMS; PARALLEL PROCESSING SYSTEMS;

DATA FLOW GRAPHS; INPUT OUTPUT DELAY; LONGEST PATH ALGORITHMS; RATE OPTIMAL SCHEDULE; SHORTEST PATH ALGORITHMS;

DATA FLOW ANALYSIS;

EID: 0036171029 PISSN: 00104620 EISSN: None Source Type: Journal
DOI: 10.1093/comjnl/45.1.88 Document Type: Article

Times cited : (6)

References (29)

1
- 85035151025
- Data flow schemas
- Springer, Berlin
- (1972) Int. Symp. on Theoretical Programming. Lecture Notes in Computer Science , vol.5 , pp. 187-216
- Dennis, J.B.¹ Fosseen, J.B.² Linderman, J.P.³

2
- 0016434955
- A preliminary architecture for a basic data-flow processor
- ACM
- (1975) Second Annual Symposium on Computer Architecture, Houston, Texas, January , pp. 126-132
- Dennis, J.B.¹ Misunas, D.P.²

3
- 38249017155
- The explicit token store
- (1990) J. Parallel Distrib. Comput. , vol.10 , pp. 289-308
- Culler, D.¹ Papadopoulos, G.²

4
- 0024684713
- AUTO-DFD: An intelligent data flow processor
- (1989) Comp. J. , vol.32 , pp. 194-201
- Tan, K.P.¹ Chua, T.S.² Lee, P.T.³

5
- 0017458590
- A data flow multiprocessor
- (1977) IEEE Trans. Comp. , vol.26 C , pp. 138-146
- Rumbaugh, J.¹

6
- 0023138886
- Static scheduling of synchronous data flow programs for digital signal processing
- (1987) IEEE Trans. Comp. , vol.36 C , pp. 24-35
- Lee, E.A.¹ Messerschmitt, D.G.²

7
- 0000250347
- Architectures for statically scheduled dataflow
- (1990) J. Parallel Distrib. Comp. , vol.10 , pp. 333-348
- Lee, E.A.¹ Bier, J.C.²

8
- 84939698077
- Synchronous data flow
- (1987) Proc. IEEE , vol.75 , pp. 1235-1245
- Lee, E.A.¹ Messerschmitt, D.G.²

9
- 0026239756
- Executing DSP applications in a fine-grained dataflow environment
- (1991) IEEE Trans. Software Eng. , vol.17 , pp. 1028-1041
- Radivojevic, I.P.¹ Herath, J.²

10
- 0019543647
- The maximum sampling rate of digital filters under hardware speed constraints
- (1981) IEEE Trans. Circuits Syst. , vol.28 CAS , pp. 196-202
- Renfors, M.¹ Neuvo, Y.²

11
- 0024946686
- Rate-optimal fully-static multiprocessor scheduling of data-flow signal processing programs
- IEEE
- (1989) Int. Symp. Circuits and Systems, Portland, OR, May , pp. 1923-1928
- Parhi, K.K.¹ Messerschmitt, D.G.²

12
- 0025670987
- Rate-optimal scheduling of recursive DSP algorithms based on the scheduling range chart
- IEEE
- (1990) Int. Symp. on Circuits and Systems, New Orleans, LA, May , pp. 1805-1808
- De Groot, S.M.H.¹ Herrmann, O.E.²

13
- 0027544375
- Optimal automatic periodic multiprocessor scheduler for fully specified flow graphs
- (1993) IEEE Trans. Signal Processing , vol.41 , pp. 858-888
- Gelabert, P.R.¹ Barnwell, I.T.P.²

14
- 0027607336
- Scheduling of DSP programs onto multiprocessors for maximum throughput
- (1993) IEEE Trans. Signal Processing , vol.41 , pp. 2225-2235
- Hoang, P.D.¹ Rabaey, J.M.²

15
- 0026108176
- Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding
- (1991) IEEE Trans. Comp. , vol.40 , pp. 178-195
- Parhi, K.K.¹ Messerschmitt, D.G.²

16
- 0029267885
- High-level DSP synthesis using concurrent transformations, scheduling, and allocation
- (1995) IEEE Trans. Comp.-Aided Design Int. Circuits Syst. , vol.14 , pp. 274-295
- Wang, C.Y.¹ Parhi, K.K.²

17
- 0026867712
- Range-chart-guided iterative data-flow graph scheduling
- (1992) IEEE Trans. Circuits Syst.-I , vol.39 , pp. 351-364
- De Groot, S.M.H.¹ Gerez, S.H.² Herrmann, O.E.³

18
- 0004116989
- MIT Press, Cambridge, MA
- (1990) Introduction to Algorithms
- Cormen, T.H.¹ Leiserson, C.E.² Rivest, R.L.³

19
- 0003554156
- Wiley, New York
- (1992) Graphs: Theory and Algorithms
- Thulasiraman, K.¹ Swamy, M.N.S.²

20
- 0029349967
- Static scheduling for synthesis of DSP algorithms on various models
- (1995) J. VLSI Signal Processing , vol.10 , pp. 207-223
- Chao, L.¹ Sha, E.H.²

21
- 0031343349
- Scheduling data-flow graphs via retiming and unfolding
- (1997) IEEE Trans. Parallel Distrib. Syst. , vol.8 , pp. 1259-1267
- Chao, L.¹ Sha, E.H.²

22
- 0028532509
- Rate optimal scheduling of recursive DSP algorithms by unfolding
- (1994) IEEE Trans. Circuits Syst.-I , vol.41 , pp. 672-675
- Wang, D.J.¹ Hu, Y.H.²

23
- 0028396022
- Rate-optimal DSP synthesis by pipeline and minimum unfolding
- (1994) IEEE Trans. Very Large Scale Integration Syst. , vol.2 , pp. 81-88
- Jeng, L.G.¹ Chen, L.G.²

24
- 0017535343
- Deterministic processor scheduling
- (1977) Comput. Surv. , vol.9 , pp. 173-204
- Gonzalez, M.J.¹

25
- 0003603813
- Freeman, San Francisco, CA
- (1979) Computers and Intractability: A Guide to the Theory of NP-Completeness
- Garey, M.R.¹ Johnson, D.S.²

26
- 0026686021
- A polynomial-time algorithm for the computation of the iteration-period bound in recursive data-flow graphs
- (1992) IEEE Trans. Circuits and Syst.-I , vol.39 , pp. 49-52
- Gerez, S.H.¹ De Groot, S.M.H.² Herrmann, O.E.³

27
- 0027668015
- Iteration bounds of single-rate data flow graphs for concurrent processing
- (1993) IEEE Trans. Circuits and Syst.-I: Fundamental Theory and Applications , vol.40 , pp. 629-634
- Chao, D.Y.¹ Wang, D.²

28
- 0029505586
- Determining the minimum iteration period of an algorithm
- (1995) J. VLSI Signal Proc. , vol.11 , pp. 229-244
- Ito, K.¹ Parhi, K.K.²

29
- 0032182590
- Faster maximum and minimum mean cycle algorithms for system performance analysis
- (1998) IEEE Trans. Comp. Aided Design Integrated Circuits Syst. , vol.17 , pp. 889-899
- Dasdan, A.¹ Gupta, R.K.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.