An integrated mixed-mode neural network architecture for megasynapse ANNs

Proceedings of the International Joint Conference on Neural Networks

Volumn 3, Issue , 2002, Pages 2704-2709

  Schemmel, Johannes ^a   Schümann, Felix ^a   Hohmann, Steffen ^a   Meier, Karlheinz ^a  

^a UNIVERSITY OF HEIDELBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG COMPUTERS; COMPUTER ARCHITECTURE; NUMERICAL ANALYSIS; OPTIMIZATION; VLSI CIRCUITS;

CONVENTIONAL MICROPROCESSOR BASED SOLUTIONS; DIGITAL SIGNALLING; INTEGRATED MIXED MODE NEURAL NETWORK ARCHITECTURE;

NEURAL NETWORKS;

EID: 0036086769     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. Neural network adaptions to hardware implementations
2. Survey of neural network hardware
3. Advances in the design of the TOTEM neurochip
4. Initial results on the performance and cost of vector microprocessors
5. Array-based analog computation
6. A neuron-MOS neural network usign self-learning-compatible synapses circuits
7. A VLSI implementation of an analog neural network suited for genetic algorithms
8. Electrical characteristics of low voltage differential signaling (LVDS)
9. Evolving neural networks using a dual representation with a combined crossover operator