Reese: A method of soft error detection in microprocessors

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2001, Pages 401-410

  Nickel, Joel B ^a   Somani, Arun K ^a  

^a Iowa State University of Science and Technology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

GENERAL-PURPOSE PROCESSORS (GPP);

COMPUTER ARCHITECTURE; ERROR DETECTION; FAULT TOLERANT COMPUTER SYSTEMS; RELIABILITY;

MICROPROCESSOR CHIPS;

EID: 0035789646     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2001.941424     Document Type: Conference Paper

References (27)

1. Borkar S., "Design Challenges of Technology Scaling", IEEE Micro, Vol. 19, No 4, pp. 23-29, 1999.
2. Hazucha P., Svensson C., and Wender S.A., "Cosmic-Ray Soft Error Rate Characterization of a Standard 0.6-mu/m CMOS Process", IEEE Journal of Solid-State Circuits, Vol. 35, No 10, pp. 1422-1429, 2000.
3. Tosaka Y., Kanata H., Satoh S., and Itakura T., "Simple Method for Estimating Neutron-Induced Soft Error Rates Based on Modified BGR Model", IEEE Electron Device Letters, Vol. 20, No 2, pp. 89-91, 1999.
4. Chen C.L., Hsiao M.Y., "Error-correcting Codes for Semiconductor Memory Applications: A State of the Art Review", In Reliable Computer Systems - Design and Evaluation, pp. 771-786, Digital Press, 2nd edition, 1992.
5. Hennessy J., "The Future of Systems Research", IEEE Computer, Vol. 32, No 8, pp. 27-33, 1999.
6. Johnson B.W., "Fault-tolerant Microprocessor-based Systems", IEEE Micro, Vol. 4, No 6, pp. 6-21, 1984.
7. Patel J.H., Fung L.Y., "Concurrent Error Detection in ALUs by Recomputing with Shifted Operands", IEEE Transactions on Computers, Vol. 31, No 7, pp. 589-595, 1982.
8. Rebaudengo M., Sonza Reorda M., Torchiano M., Violante M., "Soft-error Detection through Software Fault-tolerance Techniques", International Symposium on Defect and Fault Tolerance in VLSI Systems, Albuquerque(NM), USA, IEEE, pp. 210-218, 1999.
9. Anghel L., Nicolaidis M., Alzaher-Noufal I., "Self-Checking Circuits versus Realistic Faults in Very Deep Submicron", Proceedings of the 18th IEEE VLSI Test Symposium, Montreal, Canada, pp. 55-63, 2000.
10. Kanopoulos N., Pantzartzia D., Bartram F.R., "Design of Self-checking Circuits Using DCVS Logic: A Case Study", IEEE Transactions on Computers, Vol. 41, No 7, pp. 891-896, 1992.
11. Nicolaidis M., "Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies", Proceedings of the 17th IEEE VLSI Test Symposium, Dana Port(CA), USA, IEEE, pp. 86-94, 1999.
12. Anghel L., Nicolaidis M., "Cost Reduction and Evaluation of a Temporary Faults Detecting Technique", Proceedings of the Design, Automation and Test in Europe Conference and Exhibition 2000, Paris, France, ACM, pp. 591-598, 2000.
13. Spainhower L., Gregg T., "G4: A Fault-Tolerant. CMOS Mainframe", Proceedings of the International Symposium on Fault-Tolerant Computing, Munich, Germany, IEEE, pp. 432-440, 1998.
14. Franklin M., "Incorporating Fault Tolerance in Superscalar Processors", Proceedings of the 3rd International Conference on High Performance Computing, Trivandrum, India, IEEE, pp. 301-306, 1996.
15. Sohi G.S., Franklin M., Saluja K.K., "A Study of Time-Redundant Fault-Tolerance Techniques for High-Performance Pipelined Computers", Proceedings of the International Symposium on Fault-Tolerant Computing, Chicago(IL), USA, IEEE, pp. 436-449, 1989.
16. Hsu Y.M., Swartzlander, Jr. E.E., "Time Redundant Error Correcting Adders and Multipliers", IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, Dallas(TX), USA, IEEE, pp. 247-256, 1992.
17. Rashid F., Saluja K.K., Ramanathan P., "Fault Tolerance through Re-execution in Multiscalar Architecture", Proceedings of the International Conference on Dependable Systems and Networks, New York(NY), USA, IEEE, pp. 482-491,2000.
18. Rotenberg E., "AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors", Proceedings of the International Symposium on Fault-Tolerant Computing, Madison(WI), USA, IEEE, pp. 84-91, 1999.
19. The Berkeley NOW project, URL: http://now.cs.berkeley.edu, December 2000.
20. Reddy U., Tridandapani S., Somani A., "Effect of Diagnosis Coverage and Preemption Latencies on Fault Diagnosis Schemes Using Idle Capacity in Multiprocessor Systems", Proc. 1995 Pacific Rim International Symposium on Fault Tolerant Systems, Newport Beach(CA), USA, IEEE, pp. 213-218, 1995.
21. Tridandapani, S., Somani, A. K., and Reddy, U., "Low Overhead Multiprocessor Allocation Strategies Exploiting System Spare Capacity for Fault Detection and Location," IEEE Transactions on Computers, Vol. 44, No. 7, July 1995,
22. Gong C., Melhem R., Gupta R., "Compiler Assisted Fault Detection for Distributed-Memory Systems", Proceedings of the International Symposium on Fault-Tolerant Computing, Austin(TX), USA, IEEE, pp. 373-380, 1994.
23. Tamir Y., Liang M., Lai T., Tremblay M., "The UCLA Mirror Processor: A Building Block for Self-Checking Self-Repairing Computing Nodes", Proceedings of the International Symposium on Fault-Tolerant Computing, Montreal, Canada, IEEE, pp. 178-185, 1991.
24. Franklin M., "A Study of Time Redundant Fault Tolerance Techniques for Superscalar Processors", IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, Lafayette(LA), USA, IEEE, pp. 207-215, 1995.
25. Burger D., Austin TM., "The SimpleScalar Tool Set, Version 2.0", Computer Sciences Department Technical Report, No. 1342, Univ. of Wisconsin, June 1997.
26. McFarling S., "Combining Branch Predictors", TN 36, DEC-WRL, June 1993.
27. The Standard Performance Evaluation Corporation, URL: http://www.specbench.org, December 2000.