메뉴 건너뛰기




Volumn 148, Issue 6, 2001, Pages 312-317

Impact of 0.25μm dual gate oxide thickness CMOS process on flicker noise performance of multifingered deep-submicron MOS devices

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; INTEGRATED CIRCUIT MANUFACTURE; INTERFACES (MATERIALS); MATHEMATICAL MODELS; MOSFET DEVICES; SPURIOUS SIGNAL NOISE;

EID: 0035707060     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:20010626     Document Type: Article
Times cited : (6)

References (29)
  • 22
    • 0023844942 scopus 로고
    • Influence of the interface and of the channel volume on 1/f noise of MOS transistors biased in the linear region at strong inversion
    • (1988) Solid-State Electron. , vol.31 , Issue.1 , pp. 115
    • Grabowski, F.1
  • 23
    • 35949025938 scopus 로고
    • Discrete resistance switching in submicrometer silicon inversion layers: Individual interface traps and low frequency noise
    • (1984) Phys. Rev. Lett. , vol.52 , pp. 228
    • Ralls, K.S.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.