Novel robust stability criteria for interval-delayed Hopfield neural networks

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 48, Issue 11, 2001, Pages 1355-1359

  Liao, Xiaofeng ^a,b   Wong, Kwok Wo ^b   Wu, Zhongfu ^a   Chen, Guanrong ^b  

^a CHONGQING UNIVERSITY   (China)

^b CITY UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

Interval Hopfield neural networks; Lyapunov functionals; Robust stability; Time delays

Indexed keywords

INTERVAL HOPFIELD NEURAL NETWORKS; LYAPUNOV FUNCTIONALS;

ASYMPTOTIC STABILITY; COMPUTER SIMULATION; LYAPUNOV METHODS; NEURAL NETWORKS; SYSTEM STABILITY; THEOREM PROVING;

ROBUSTNESS (CONTROL SYSTEMS);

EID: 0035508792     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.964428     Document Type: Article

References (18)

1. Neural networks and physics systems with emergent collective computation abilities
2. Stability of analogy neural networks with delay
3. Stability in asymmetric Hopfield networks with transmission delays
4. Global attractivity in delayed Hopfield neural network model
5. A note on stability of analog neural networks with time delays
6. Global stability and local stability of Hopfield neural networks with delays
7. How delays affect neural dynamics and learning
8. Robust stability for interval Hopfield neural networks with time delay
9. Qualitative analysis of bidirectional associative memory networks with time delays
10. Novel stability conditions for cellular neural networks with time delays
11. An extension of the Levy-Desplanque theorem and some stability conditions for matrices with uncertain entices
12. Simple 'neural' optimization networks: An A/D converter, signal decision circuit, and a linear programming network
13. Equilibrium analysis of delayed CNNs
14. New conditions for global stability of neural networks with application to linear and quadratic programming problems
15. Neurocomputing with time delay analysis for solving convex quadratic programming problems
16. The computational infrastructure of analogic CNN computing-Part I: The CNN-UM chip prototyping system