|
Volumn 18, Issue 5, 2001, Pages 92-99
|
Online and offline BIST in IP-core design
|
Author keywords
[No Author keywords available]
|
Indexed keywords
FAULT-LATENCY REDUCTION;
ASYNCHRONOUS TRANSFER MODE;
CODING ERRORS;
CONSTRAINT THEORY;
DATA STORAGE EQUIPMENT;
INTEGRATED CIRCUIT TESTING;
INTELLECTUAL PROPERTY;
ONLINE SYSTEMS;
STATIC RANDOM ACCESS STORAGE;
BUILT-IN SELF TEST;
|
EID: 0035444246
PISSN: 07407475
EISSN: None
Source Type: Journal
DOI: 10.1109/54.953276 Document Type: Article |
Times cited : (5)
|
References (10)
|