![]() |
Volumn 28, Issue 3, 2001, Pages 239-252
|
Limitations of the MOS resistive circuit in MOSFET-C implementation: Bandwidth, noise, offset and non-linearity
|
Author keywords
Double MOSFET; Four transistor transconductor; MOS resistive circuit; MOSFET C circuits; RC active circuits
|
Indexed keywords
BANDWIDTH;
COMPUTER SIMULATION;
FREQUENCY RESPONSE;
MATHEMATICAL MODELS;
MOS DEVICES;
MOSFET DEVICES;
OPERATIONAL AMPLIFIERS;
RESISTORS;
SIGNAL DISTORTION;
SPURIOUS SIGNAL NOISE;
TRANSCONDUCTANCE;
FOUR-TRANSISTOR TRANSCONDUCTOR;
MOS RESISTIVE CIRCUIT;
MOSFET-C CIRCUITS;
SOFTWARE PACKAGE BSIM3;
ACTIVE NETWORKS;
|
EID: 0035438955
PISSN: 09251030
EISSN: None
Source Type: Journal
DOI: 10.1023/A:1011251910102 Document Type: Article |
Times cited : (1)
|
References (12)
|