메뉴 건너뛰기




Volumn 16, Issue 8, 2001, Pages 641-650

Interfacial charge trapping in extrinsic Y2O3/SiO2 bilayer gate dielectric based MIS devices on Si(100)

Author keywords

[No Author keywords available]

Indexed keywords

ANNEALING; CURRENT VOLTAGE CHARACTERISTICS; DIELECTRIC FILMS; ELECTRON TRAPS; HYSTERESIS; INTERFACES (MATERIALS); LEAKAGE CURRENTS; PERMITTIVITY; SEMICONDUCTING SILICON; SEMICONDUCTOR DEVICE STRUCTURES; SILICA; YTTRIUM COMPOUNDS;

EID: 0035421145     PISSN: 02681242     EISSN: None     Source Type: Journal    
DOI: 10.1088/0268-1242/16/8/301     Document Type: Article
Times cited : (32)

References (44)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.