|
Volumn 19, Issue 4, 2001, Pages 1388-1391
|
Trench etch processes for dual damascene patterning of low-k dielectrics
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ANTIREFLECTION COATINGS;
COMPUTER SIMULATION;
COPPER;
DEFECTS;
DIELECTRIC MATERIALS;
PLASMA APPLICATIONS;
SCANNING ELECTRON MICROSCOPY;
SPUTTERING;
DUAL DAMASCENE PATTERNING;
TRENCH ETCH;
ETCHING;
|
EID: 0035393610
PISSN: 07342101
EISSN: None
Source Type: Journal
DOI: 10.1116/1.1380717 Document Type: Article |
Times cited : (13)
|
References (7)
|