A new method to reduce addressing time in a large AC plasma display panel

IEEE Transactions on Electron Devices

Volumn 48, Issue 6, 2001, Pages 1082-1086

  Park, Chung Hoo ^a   Kim, Dong Hyun ^a   Lee, Sung Hyun ^a   Ryu, Jae Hwa ^b   Cho, Jung Soo ^a  

^a Pusan National University   (South Korea)

^b LG Electronics Inc   (South Korea)

Author keywords

AC PDP; Addressing time

Indexed keywords

DELAY CIRCUITS; ELECTRIC BREAKDOWN; ELECTRODES; LUMINESCENCE; TIME VARYING NETWORKS;

FREE ALIGNMENT TRIANGULAR PROTRUDING ELECTRODES; PLASMA DISPLAY PANEL (PDP);

PLASMA DISPLAY DEVICES;

EID: 0035367691     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.925230     Document Type: Article

References (11)

1. High level gray scale for AC plasma display panels using address-display period-separated sub-field method
2. Full-color AC plasma display with 256 gray scale
3. Big, bright, and beautiful
4. Cell structure and driving method of a 25-in. (64-cm) diagonal high-resolution color ac plasma display
5. Development of panel structure for a high-resolution 21-in-diagonal full-color surface-discharge plasma display panel
6. Addressing and sustaining in alternating current coplanar plasma display panels
7. Reduction of data pulse voltage to 20 V by using address-while-display scheme for AC PDPs
8. 0 for Paschen breakdown curves in ac plasma panels
9. Degradation mechanism of surface discharge AC-PDP