Exact model for analysis of shared buffer ATM switches with arbitrary traffic distribution

IEE Proceedings: Communications

Volumn 148, Issue 2, 2001, Pages 63-69

  Saleh, M ^a   Atiquzzaman, M ^b  

^a IMAM HOSSEIN UNIVERSITY   (Iran)

^b University of Oklahoma   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMPUTER SIMULATION; INTERCONNECTION NETWORKS; MATHEMATICAL MODELS; MATRIX ALGEBRA; PROBABILITY DISTRIBUTIONS; SWITCHING SYSTEMS; TELECOMMUNICATION TRAFFIC;

ARBITRARY TRAFFIC DISTRIBUTION; INTERNAL SHARED BUFFERING;

ASYNCHRONOUS TRANSFER MODE;

EID: 0035303357     PISSN: 13502425     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-com:20010159     Document Type: Article

References (11)

1. Processor-memory interconnections for multiprocessors
2. Large-scale ATM multistage switching network with shared buffer memory switches
3. A shared buffer memory switch for an ATM exchange
4. A one-chip 8*8 ATM switch LSI employing shared buffer architecture
5. Traffic modeling for telecommunications networks
6. Queueing analysis of buffered switching networks
7. Performance analysis of multistage interconnection networks with shared-buffered switching elements
8. Improved queueing analysis of shared buffer switching networks
9. Queueing analysis of shared buffer switches for ATM networks
10. Performance analysis of shared-buffered banyan networks under arbitrary traffic patterns
11. Hot spot contention and combining in multistage interconnection networks