메뉴 건너뛰기




Volumn 18, Issue 2, 2001, Pages 117-129

Parallelizing the Murφ verifier

Author keywords

Explicit state enumeration; Message passing; Parallel verification

Indexed keywords

ERROR ANALYSIS; NETWORK PROTOCOLS; OPTIMIZATION; PARALLEL ALGORITHMS; PARALLEL PROCESSING SYSTEMS; PROBABILITY; QUEUEING NETWORKS;

EID: 0035278979     PISSN: 09259856     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008771324652     Document Type: Article
Times cited : (37)

References (28)
  • 11
    • 0003525548 scopus 로고
    • Techniques for efficient formal verification using binary decision diagrams
    • PhD thesis, Stanford University
    • (1995)
    • Hu, A.J.1
  • 13
    • 0005469248 scopus 로고    scopus 로고
    • State reduction methods for automatic formal verification
    • PhD thesis, Stanford University
    • (1996)
  • 20
    • 4243850973 scopus 로고    scopus 로고
    • Algorithmic techniques in verification by explicit state enumeration
    • PhD thesis, Technical University of Munich
    • (1997)
    • Stern, U.1
  • 24
    • 0005419353 scopus 로고
    • Implementation of an efficient parallel BDD package
    • Master's thesis, UC Santa Barbara
    • (1995)
    • Stornetta, T.1
  • 27
    • 0005413804 scopus 로고    scopus 로고
    • A distributed task queue for load balancing on the CM5
    • Unpublished paper written in Katherine Yelick's group at UC Berkeley
    • Wen, C.-P.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.