Resolution, optimization, and encoding of pointer variables for the behavioral synthesis from C

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 20, Issue 2, 2001, Pages 213-233

  Séméria, Luc ^b   De Micheli, Giovanni ^a,b  

^a IEEE   (United States)

^b STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE SYNTHESIS; POINTERS;

C (PROGRAMMING LANGUAGE); COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; ENCODING (SYMBOLS); HEURISTIC METHODS; OPTIMIZATION; PROGRAM COMPILERS; STORAGE ALLOCATION (COMPUTER);

COMPUTER AIDED LOGIC DESIGN;

EID: 0035248565     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.908442     Document Type: Article

References (71)

1. Parallelizing applications into silicon
2. State assignment for low power dissipation
3. Address bus encoding techniques for system-level power optimization
4. Hardware/software codesign of digital telecommunication systems
5. A functional modeling and simulation environment based on ESIM and C
6. Instruction-level parallelism for reconfigurable computing
7. Symbolic design of combinational and sequential logic circuits implemented by two-level logic macros
8. Hardware synthesis from C/C ++
9. The encoding of internal states of sequential machines
10. Codage d'automates et theorie des cubes intersectants
11. The Cosyma environment for hardware/software cosynthesis of small embedded systems
12. Hardware synthesis from C/C++
13. FPGA computing in a data parallel C
14. Theory and algorithms for face hypercube embedding
15. Hardware synthesis with Bach system
16. Transformation from C to synthesizable VHDL
17. ECL: A specification environment for system-level design
18. An efficient implementation of reactivity for modeling hardware in the scenic design environment
19. Toward a new standard for system level design
20. SUIF explorer: An interactive and interprocedural parallelizer
21. New scaled DCT algorithms for fused multiply/add architectures
22. Hardware-software codesign of embedded reconfigurable architectures
23. PAM-Blox, high-performance FPGA design for adaptive computing
24. MUSTANG: State assignment of finite state machines targeting multi-level logic implementations
25. Pointer analysis for multithreaded programs
26. State assignment of asynchronous sequential machines using graph techniques
27. State assignment using a new embedding method based on intersecting cube theory
28. ASYL: A rule-based system for controller synthesis
29. A programming environment for the design of complex high speed ASICs
30. SpC: Synthesis of pointers in C, application of pointer analysis to the behavioral synthesis from C,
31. Encoding of pointers for hardware synthesis
32. Resolution of dynamic memory allocation and pointers for the behavioral synthesis from C
33. Memory representation and hardware synthesis of C code with pointers and complex data structures
34. Points-to analysis by type inference of programs with structures and unions
35. Behavioral model synthesis with cones
36. Nova: State assigment of finite state machines for optimal two-level logic implementation
37. C-based synthesis with behavioral synthesizer, cyber
38. Efficient, context-sensitive pointer analysis for C programs
39. Efficient context-sensitive pointer analysis for C programs
40. SUIF: An infrastructure for research on parallelizing and optimizing compilers
41. Memory management for embedded network applications