|
Volumn , Issue , 2001, Pages 101-102
|
Assessing circuit level impact of self-heating in 0.13μm SOI CMOS
a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
BOUNDARY CONDITIONS;
COMPUTER SIMULATION;
HEAT LOSSES;
OPTIMIZATION;
SILICON ON INSULATOR TECHNOLOGY;
THERMAL CONDUCTIVITY;
THERMAL EFFECTS;
SELF-HEATING;
THREE DIMENSIONAL SIMULATIONS;
CMOS INTEGRATED CIRCUITS;
|
EID: 0035171952
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (5)
|
References (7)
|