|
Volumn , Issue , 2001, Pages 531-536
|
Estimating crosstalk from VLSI layouts
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER AIDED LOGIC DESIGN;
COUPLED CIRCUITS;
CROSSTALK;
ELECTRIC NETWORK ANALYSIS;
SPURIOUS SIGNAL NOISE;
DEEP SUBMICRON TECHNOLOGIES (DSM);
VLSI CIRCUITS;
|
EID: 0035013777
PISSN: 10639667
EISSN: None
Source Type: Journal
DOI: 10.1109/ICVD.2001.902712 Document Type: Article |
Times cited : (1)
|
References (0)
|