Signal activity and power consumption reduction using the logarithmic number system

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 2, Issue , 2001, Pages 653-656

  Paliouras, V ^a   Stouraitis, T ^a  

^a UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

EQUIVALENT-LINEAR; GAUSSIANS; INPUT DISTRIBUTIONS; LOGARITHMIC NUMBER SYSTEM; POWER CONSUMPTION REDUCTION; SIGNAL ACTIVITY;

NUMBERING SYSTEMS; COMPUTATIONAL COMPLEXITY; DIGITAL ARITHMETIC; PROBABILITY DISTRIBUTIONS; SIGNAL PROCESSING; SWITCHING NETWORKS;

NUMBER THEORY; ELECTRIC POWER UTILIZATION;

LOGARITHMIC NUMBER SYSTEM (LNS); POWER DISSIPATION MINIMIZATION;

EID: 0035013762     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.921155     Document Type: Conference Paper

References (9)

1. A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design. Boston: Kluwer Academic Publishers. 1995.
2. B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs. New York: Oxford University Press, 2000.
3. W. L. Freking and K. K. Parhi, "Low-power FIR digital filters using residue arithmetic", in Proceedings of Thirty-first Asilomar Conference on Signals, Systems, and Computers, vol. 1, pp. 739-743. 1997.
4. E. Swartzlander and A. Alexopoulos, "The signAogarithm number system", IEEE Transactions on Computers, vol. 24, pp. 1238-1242, Dec. 1975.
5. D. M. Lewis, "114 MFLOPS Logarithmic Number System arithmetic unit for DSP applications", IEEE Journal of Solid-State Circuits, vol. 30, pp. 1547-1553. Dec. 1995.
6. I. Koren, Computer Arithmetic Algorithms. Englewood Cliffs. NJ: Prentice-Hall, 1993.
7. P. E. Landman and J. M. Rabaey, "Architectural power analysis: The Dual Bit Type method", IEEE Transactions on VLSI Systems, vol. 3, pp. 173-187, June 1995.
8. V. Paliouras and T. Stouraitis. "A novel algorithm for accurate logarithmic number system subtraction. " in Proceedings of the 1996 IEEE Symposium on Circuits and Systems (ISCAS'96). vol. 4, pp. 268-271. May 1996.
9. F. Taylor, R. Gill. J. Joseph, and J. Radke. "A 20 bit Logarithmic Number System processor", IEEE Transactions on Computers, vol. 37. pp. 190-199, Feb. 1988.