Constraint two-path polyphase IIR filter design using downhill simplex algorithm

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 2, Issue , 2001, Pages 749-752

  Krukowski, A ^a   Kale, I ^a  

^a UNIVERSITY OF WESTMINSTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BIT-FLIPPING ALGORITHMS; CORE ENGINES; DOWNHILL SIMPLEX ALGORITHMS; IIR FILTER DESIGN; OPTIMISATIONS; ORIGINAL ALGORITHMS; SEARCH SPACES; TARGET DESIGN;

ALL-PASS FILTERS; IIR FILTERS; ALGORITHMS; ATTENUATION; CONSTRAINT THEORY; OPTIMIZATION;

ALGORITHMS; IIR FILTERS;

DOWNHILL SIMPLEX ALGORITHMS;

EID: 0035007639     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.921179     Document Type: Conference Paper

References (9)

1. Valenzuela. R. A. and A. G. Constantinides. "Digital Signal Processing Schemes for Efficient Interpolation and Decimation". IEE Proc. G, 1983. 130. (6). pp. 225-235. (Pubitemid 14506526)
2. Renfbrs. M. and T. Saramaki, "Recursive Nth-band digital Filters - Part II: Design of multistage decimators and interpolators." IEEE Transactions on Circuits and Systems. vol. CAS-34, pp. 40-51. January 1987.
3. Harris F., M. d'Oreye de Lautremange and A. G. Constantinides. "Digital Signal Processing With Efficient Polyphase Recursive All-Pass Filters". International Conference on Signal Processing. Florence. 1991.
4. Samueli. H. "An improved search algorithm for the design of multiplier-less FIR filters with powers-of-two coefficients". IEEE Transactions On Circuits and Systems. vol. 36. no. 7. pp. 1044-1047. July 1989.
5. Xu D. and B. Noworouzian. "Local search algorithm for the design of multiplier-less digital filters with CSD multiplier coefficients". IEEE Canadian Conference on Electrical and Computer Engineering. Shaw Conference Centre. Edmonton. Alberta. Canada. May 9-12 1999.
6. Fueller A. B. Noworouzian and F. Ashrafzadeh. "Optimisation of FIR filters over the Canonical Signed-Digit coefficient space using Genetic Algorithm". 1998 Midwest Symposium on Circuits and Systems, pp. 456-459. ISBN: 0-8186-8914-5.
7. nd Edition. Numerical Recipes Software. PO Box 243. Cambridge. MA 02238 USA.
8. Kale. I. N. P. Murphy and M. V. Patel. "On establishing the bounds for binary scaled coefficients of fifth and seventh order polyphase half-band filters". International Symposium on Circuits and Systems, ISC AS. London. 1994.
9. Krukowski. A. I. Kale. K. Hejn and G. D. Cain. "A bitflipping approach to multistage two-path decimation filter design". Second International Symposium on DSP for Communication Systems, SPRI. 26-29 April 1994.