Simulation for the optimal placement of decoupling capacitors on printed circuit board

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 3, Issue , 2001, Pages 727-730

  Kamo, Atsushi ^a   Watanabe, Takayuki ^b   Asai, Hideki ^a  

^a SHIZUOKA UNIVERSITY   (Japan)

^b UNIVERSITY OF SHIZUOKA   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

3-DIMENSIONAL STRUCTURES; DECOUPLING CAPACITOR; FREQUENCY DOMAINS; FREQUENCY RANGES; IMPEDANCE CHARACTERISTICS; OPTIMAL PLACEMENTS; OPTIMAL POSITION; PRINTED CIRCUIT BOARDS (PCB);

OPTIMIZATION; ORGANIC POLLUTANTS; PRINTED CIRCUIT BOARDS; CAPACITORS; FINITE ELEMENT METHOD; FREQUENCY DOMAIN ANALYSIS; OPTIMAL SYSTEMS; POWER SUPPLY CIRCUITS;

CAPACITORS; PRINTED CIRCUIT BOARDS;

DECOUPLING CAPACITORS;

EID: 0034998871     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.921435     Document Type: Conference Paper

References (8)

1. J. Svedin, "A numerically efficient finite-element formulation for the general waveguide problem without spurious modes", IEEE Trans. Microwave Theory Tech., vol. 37, pp. 302-307, 1966.
2. T. Watanabe and H. Asai, "Synthesis of Time-Domain Models for Interconnects Having 3-D Structures Based on FDTD Method", IEEE Trans, on Circuits and Sy stems-II, vol. 47, no. 4, pp. 302, April 2000.
3. A. E. Ruehli, "Equivalent Circuit Models for Three-Dimensional Multiconductor System", IEEE Trans. Microwave Theory Tech., vol. 22, no. 3, Mar. 1974.
4. K. Lee and A. Barber, "Modeling and Analysis of Multichip Module Power Supply Planes", IEEE Trans. COMT-Part B, vol. 18, no. 4, pp. 628-639, Nov. 1995.
5. P. Feldmann and R. W. Freund, "Efficient Linear Circuit Analysis by Pade Approximation via Lanczos Process", IEEE Trans. Computer-Aided Design, vol. 14, no 5, pp. 639-649, May 1995.
6. A. Odabasioglu, M. Celik and L. T. Pileggi, "PRIMA: Passive Reduced-order Interconnect Macromodeling Algorithm", IEEE Trans. Computer-Aided Design, vol. 17, no 8, pp. 645-654, Aug. 1998. (Pubitemid 128742049)
7. A. Odabasioglu, M. Celik and L. T. Pileggi, "Practical Considerations For Passive Reduction of RLC Circuit;;", Proc. of ICCAD-99, PP. 214-219, Nov. 1999. (Pubitemid 30560617)
8. A. Kamo, T. Watanabe and H. Asai, "An Optimization Method for Placement of Decoupling Capacitor on Printed Circuit Board", Proc. of EPEP2000, pp. 73-76, Oct. 2000. (Pubitemid 32069507)