A framework for object oriented hardware specification, verification, and synthesis

Proceedings - Design Automation Conference

Volumn , Issue , 2001, Pages 413-418

  Kuhn, T ^a   Oppold, T ^a   Winterholer, M ^a   Rosenstiel, W ^a   Edwards, Marc ^b   Kashai, Yaron ^c  

^a UNIVERSITY OF TÜBINGEN   (Germany)

^b CISCO SYSTEMS   (United States)

^c Verisity Design   (Germany)

Author keywords

High level synthesis; Object oriented hardware modeling; Verification

Indexed keywords

COMPUTER SIMULATION; JAVA PROGRAMMING LANGUAGE; OBJECT ORIENTED PROGRAMMING; REAL TIME SYSTEMS;

OBJECT ORIENTED HARDWARE MODELING;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 0034854483     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2001.156175     Document Type: Article

References (15)

1. OO-VHDL: Object-oriented extensions to VHDL
2. Objective VHDL: The object-oriented approach to hardware reuse
3. Java as a specification language for hardware-software systems
4. Design and specification of embedded systems in Java using successive, formal refinement
5. Description and simulation of hardware/software systems with Java
6. Java based object oriented hardware specification and synthesis
7. Simulation based validation of FLTL formulas in executable system descriptions
8. Symbolic simulation for correct machine design
9. Linking BDD based symbolic evaluation to interactive theorem proving
10. Practical approaches to SOC verification
11. Modeling shared variables in VHDL
12. The E language: A fresh separation of concerns