Concurrent error detection of fault-based side-channel cryptanalysis of 128-bit symmetric block ciphers

Proceedings - Design Automation Conference

Volumn , Issue , 2001, Pages 579-584

  Karri, Ramesh ^a   Wu, Kaijie ^a   Mishra, Piyush ^a   Kim, Yongkook ^b  

^a POLYTECHNIC UNIVERSITY   (United States)

^b IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER AIDED SOFTWARE ENGINEERING; CONCURRENCY CONTROL; ERROR DETECTION; FIELD PROGRAMMABLE GATE ARRAYS; OPTIMIZATION; REDUNDANCY;

DIFFERENTIAL POWER ANALYSIS (DPA);

CRYPTOGRAPHY;

EID: 0034848087     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2001.156206     Document Type: Article

References (20)

1. Side channel cryptanalysis of product ciphers
2. Partitioning cryptanalysis
3. An experiment on DES statistical cryptanalysis
4. Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems
5. A practical implementation of the timing attack
6. On the importance of checking cryptographic protocols for faults
7. Selecting cryptographic key sizes
8. Crypto in Europe - Markets, law and policy
9. A new attack to RSA on tamperproof devices
10. Differential fault analysis of secret key cryptosystems
11. Low cost attack on tamper resistant devices
12. VINCI: Secure test of a VLSI high-speed encryption system
13. On the VLSI implementation of the international data encryption algorithm IDEA
14. Concurrent error detection in block ciphers