Scheduling computations on a software-based router

Performance Evaluation Review

Volumn 29, Issue 1, 2001, Pages 13-24

  Qie, X ^a   Bavier, A ^a   Peterson, L ^a   Karlin, S ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; INTERNET; PACKET SWITCHING; PROGRAM PROCESSORS; QUALITY OF SERVICE; SCHEDULING;

SCHEDULING COMPUTATIONS;

ROUTERS;

EID: 0034832776     PISSN: 01635999     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/384268.378425     Document Type: Conference Paper

References (18)

1. Active bridging
2. Hierarchical packet fair queueing algorithms
3. Router plugins: A software architecture for next generation routers
4. Lazy receiver processing (LRP): A network subsystem architecture for server systems
5. A hierarchial CPU scheduler for multimedia operating systems
6. Start-time fair queueing: A scheduling algorithm for integrated services packet switching networks
7. VERA: An extensible router architecture
8. A fast switched backplane for a gigabit switched router
9. The fuzzball
10. Eliminating receive livelock in an interrupt-driven kernel
11. The click modular router
12. Making paths explicit in the scout operating system
13. A 5O-Gb/s IP router
14. OS support for general-purpose routers
15. Activating networks: A progress report
16. Giving applications access to Gb/s networking
17. Active network vision and reality: Lessons from a capsule-based system