α-Coral: A multigrain, multithreading processor architecture

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2001, Pages 358-367

  Yankelevsky, M N ^a   Polychronopoulos, C D ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Multithreading; Parallelizing compiler; Processor architecture

Indexed keywords

MULTIPROCESSING PROGRAMS; PARALLEL PROCESSING SYSTEMS; REDUCED INSTRUCTION SET COMPUTING; SHIFT REGISTERS; STORAGE ALLOCATION (COMPUTER); SYNCHRONIZATION;

MULTITHREADING PROCESSORS; PRALLELIZING COMPILERS;

PROGRAM COMPILERS;

EID: 0034832640     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. The MIT alewife machine: A large-scale distributed memory multiprocessor
2. The Tera computer system
3. The hierarchical task graph as a universal intermediate representation
4. The horizon supercomputing system: Architecture and software
5. Tuning compiler optimizations for simultaneous multithreading
6. Software-directed register deallocation for simultaneous multithreaded processors
7. The design of the PROMIS compiler
8. Architecture and applications of the HEP multiprocessor computer system
9. Simultaneous multithreading: Maximizing on-chip parallelism
10. Supporting fine-grain synchronization on a simultaneous multithreaded processor
11. Threaded multiple path execution