Conditional speculation and its effects on performance and area for high-level synthesis

Proceedings of the International Symposium on System Synthesis

Volumn , Issue , 2001, Pages 171-176

  Gupta, S ^a   Savoiu, N ^a   Dutt, N ^a   Gupta, R ^a   Nicolau, A ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; HIGH LEVEL LANGUAGES; PROGRAM COMPILERS;

FINITE STATE MACHINES (FSM);

DATA FLOW ANALYSIS;

EID: 0034785160     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. Speculation techniques for high level synthesis of control intensive designs
2. Optimizing resource utilization using transformations
3. Behavioural transformation for algorithmic level ic design
4. Global scheduling independent of control dependencies based on condition vectors
5. A new symbolic technique for control-dependent scheduling
6. Incorporating speculative execution into scheduling of control-flow intensive behavioural descriptions
7. A reordering technique for efficient code motion
8. Global scheduling with code-motions for high-level synthesis applications
9. Behavioural network graph unifying the domains of high-level and logic synthesis
10. Trace scheduling: A technique for global microcode compaction
11. Uniform parallelism exploitation in ordinary programs
12. A global resource-constrained parallelization technique
13. Module allocation and comparability graphs
14. Scheduling and binding algorithms for high-level synthesis
15. Incorporating performance and testability constraints during binding in high-level synthesis
16. An efficient resource-constrained global scheduling technique for superscalar and vliw processors
17. Module assignment for low power
18. Transfer free register allocation in cyclic data flow graphs
19. Register allocation and binding low power