Design of an adjustable-way set-associative cache

IEEE Pacific RIM Conference on Communications, Computers, and Signal Processing - Proceedings

Volumn I, Issue , 2001, Pages 315-318

  Chen, H C ^a   Chiang, J S ^a  

^a TAMKANG UNIVERSITY   (Taiwan)

Author keywords

Adjustable way; Associativity; Average access time; Average energy consumption; Program locality; Set associative caches

Indexed keywords

CACHE MEMORY; COMPUTER ARCHITECTURE; COMPUTER PROGRAM LISTINGS; COMPUTER SIMULATION; ENERGY UTILIZATION;

SET-ASOCIATIVE CACHES;

ASSOCIATIVE STORAGE;

EID: 0034776073     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. Cache memories
2. A case for direct-mapped caches
3. Cache design of a sub-micron CMOS system/370
4. Analytical energy dissipation models for low power caches
5. The filter cache: An energy efficient memory structure
6. CACTI: An enhancement cache access and cycle time model
7. A high-performance and low-power cache architecture with speculative way-selection
8. Selective cache ways: On-demand cache resource allocation
9. Characterization and design of a low-power, high-performance cache architecture
10. Cache design trade-offs for power and performance optimization: A case study
11. MAX+PLUS II: Programmable logic development system
12. Multiprocessor cache analysis using ATUM