Concurrent garbage collection using program slices on multithreaded processors

Proceedings of the International Symposium on Memory Management

Volumn , Issue , 2000, Pages 94-100

  Plakal, Manoj ^a   Fischer, Charles N ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MICROPROCESSOR CHIPS; MULTIPROGRAMMING; PROGRAM PROCESSORS; STATISTICAL METHODS;

CONCURRENT GARBAGE COLLECTION;

STORAGE ALLOCATION (COMPUTER);

EID: 0034592448     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/362422.362468     Document Type: Conference Paper

References (28)

1. Luiz A. Barroso, Kourosh Gharachorloo, Robert McNamara, Andreas Nowatzyk, Shaz Qadeer, Barton Sano, Scott Smith, Robert Stets, and Ben Verghese. Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In Proceedings of the 27th Annual International Symposium on Computer Architecture, Vancouver, Canada, June 12-14 2000.
2. Fay Chang and Garth Gibson. Automatic I/O Hint Generation Through Speculative Execution. In Proceedings of the 3rd Annual Symposium on Operating System Design and Implementation, New Orleans, Louisiana, February 1999.
3. Dominique Colnet, Philippe Coucaud, and Olivier Zendra. Compiler Support to Customize the Mark and Sweep Algorithm. In Proceedings of the ACM SIGPLAN 1998 International Symposium on Memory Management, Vancouver, Canada, October 17-19, 1998.
4. John DeTreville. Experience with Concurrent Garbage Collectors for Modula-2+. Technical Report 64, Compaq Systems Research Center, November 1990.
5. L. Peter Deutsch and Daniel G. Bobrow. An Efficient Incremental Automatic Garbage Collector. Communications of the ACM, 19(9):522-576, September 1976.
6. Sylvia Dieckmann and Urs Hölzle. A Study of the Allocation Behavior of the SPECjvm98 Java Benchmarks. In Proceedings of the 13th European Conference on Object-Oriented Programming (ECOOP), Lisbon, Portugal, June 14-18, 1999.
7. Keith Diefendorff. Power4 Focuses on Memory Bandwidth. Microprocessor Report, 13(13), October 1999.
8. James Dundas and Trevor Mudge. Improving Data Cache Performance By Pre-Executing Instructions Under a Cache Miss. In Proceedings of the 1990 ACM International Conference on Supercomputing, Amsterdam, Netherlands, June 11-15 1997.
9. Matthew B. Dwyer, James C. Corbett, John Hatcliff, Stefan Sokolowski, and Hongjun Zheng. Slicing Multi-threaded Java Programs. Technical Report KSU CIS TR 99-7, Department of Computing and Information Sciences, Kansas State University, 1999.
10. Joel S. Emer. Simultaneous Multithreading: Multiplying Alpha's Performance. In Proceedings of the 1999 International Microprocessor Forum, San Jose, California, October 4-8 1999. MicroDesign Resources.
11. N. Nishi et al. A 1GIPS 1W Single-Chip Tightly-Coupled Four-Way Multiprocessor with Architecture Support for Multiple Control Flow Execution. In Proceedings of the 2000 IEEE International Solid-State Circuits Conference, San Francisco, California, February 7-9 2000. IEEE Solid-State Circuits Society.
12. Lorenz Huelbergen and Phil Wiuterbottom. Very Concurrent Mark-&-Sweep Garbage Collection without Pine-Grain Synchronization. In Proceedings of the ACM SIGPLAN 1998 International Symposium on Memory Management, Vancouver, Canada, October 17-19, 1998.
13. Richard Jones and Rafael Lins. Garbage Collection: Algorithms for Automatic Dynamic Memory Management. John Wiley and Sons, 1996.
14. Jim Kahle. Power4: A Dual-CPU Processor Chip. In Proceedings of the 1999 International Microprocessor Forum, San Jose, California, October 4-8 1999. MicroDesign Resources.
15. K. Kakuta, H. Nakamura, and S. Iida. A Parallel Reference Counting Algorithm. Information Processsing Letters, 23:33-37, July 1986.
16. Yossi Levanoni and Erez Petrank. A Scalable Reference Counting Garbage Collects. Technical Report CS-0967, Computer Science Department, Technion - Israel Institute of Technology, Haifa, Israel, November 1999.
17. Donglin Lian and Mary Jean Harrold. Slicing Objects Using System Dependence Graph. In Proceedings of the IEEE International Conference on Software Maintenance, Washington, D.C., November 1998.
18. Harish G. Patil. Efficient Program Monitoring Techniques. PhD thesis, Computer Sciences Department, University of Wisconsin-Madison, 1996.
19. Harish G. Patil and Charles N. Fischer. Efficient Run-time Monitoring Using Shadow Processing. In Proceedings of the 2nd International Workshop on Automated and Algorithmic Debugging (AADEBUG'95), St Malo, France, May 1995.
20. Harish G. Patil and Charles N. Fischer. Low-cost, Concurrent Checking of Pointer and Array Accesses in C programs. Software: Practice and Experience, 27(1):87-110, December 1997.
21. Amir Roth and Gurindar S. Sohi. Speculative Data-Driven Multithreading. Technical Report CS-TR-1414, Computer Sciences Department, University of Wisconsin-Madison, April 2000.
22. James E. Smith, Subramanya S. Sastry, Timothy Heil, and Todd M. Bezenek. Achieving High Performance via Co-designed Virtual Machines. In International Workshop on Innovative Architecture, 1999. See Strata Homepage at URL http://www.cae.wisc.edu/̃ecearch/strata.
23. S. Storino, A. Aipperspach, J. Borkenhagen, and S. Levenstein. A Commercial Multi-Threaded RISC Processor. In Proceedings of the 1998 IEEE International Solid-State Circuits Conference, San Francisco, California, February 5-7 1998. IEEE Solid-State Circuits Society.
24. S. Storing and J. Borkenhagen. A Multi-Threaded 64-bit PowerPC Commercial RISC Processor Design. In Hot Chips 1999: Proceedings of the 11th Annual International Symposium on High-Performance Chips, Stanford University, California, August 15-17 1999.
25. Marc Tremblay. An Architecture for the New Millenium. In Hot Chips 1999: Proceedings of the 11th Annual International Symposium on High-Performance Chips, Stanford University, California, August 15-17 1999.
26. Mark Weiser. Program Slicing. IEEE Transactions on Software Engineering, 10(4):352-357, 1984.
27. Paul R. Wilson. Uniprocessor Garbage Collection Techniques. In Yves Bekkers and Jaques Cohen, editors, Proceedings of the 1992 International Workshop on Memory Management, pages 1-42, St Malo, France, September 17-19 1992.
28. Phil Winterbottom and Rob Pike. The Design of the Inferno Virtual Machine. In Hot Chips 1999: Proceedings of the 11th Annual International Symposium on High-Performance Chips, Stanford University, California, August 15-17 1999.