Scheduling of an input-queued switch to achieve maximal throughput

Probability in the Engineering and Informational Sciences

Volumn 14, Issue 3, 2000, Pages 327-334

  Altman, Eitan ^a   Liu, Zhen ^a   Righter, Rhonda ^b  

^a INRIA   (France)

^b SANTA CLARA UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CELLS; CYTOLOGY;

100% THROUGHPUTS; ARRIVAL PROCESS; CELL GENERATION; HIGH THROUGHPUT; INPUT QUEUED SWITCH; MAXIMAL THROUGHPUT; MAXIMIZE THROUGHPUT; SIMPLE ALGORITHM;

SWITCHING NETWORKS;

EID: 0034553271     PISSN: 02699648     EISSN: None     Source Type: Journal    
DOI: 10.1017/s0269964800143049     Document Type: Article

References (26)

1. Altman, E., Gaujal, B., & Hordijk, A. (1997). Balanced sequences and optimal routing. INRIA Research Report No. 3180; IEEE Transactions on Automatic Control, in press.
2. Altman, E. & Hordijk, A. (1997). Applications of Borovkov's renovation theory to non-stationary stochastic recursive sequences and their control. Advances of Applied Probability 29: 388-413.
3. Anderson, T., Owicki, S., Saxe, J., & Thacker, C. (1993). High speed switch scheduling for local area networks. ACM Transactions on Computer Systems 11: 319-352.
4. Baccelli, F. & Bremaud, P. (1994). Elements of queueing theory. New York: Springer-Verlag.
5. Bongiovanni, G., Coppersmith, D., & Wong, C.K. (1981). An optimum time slot assignment algorithm for an SS/TDMA system with variable number of transponders. IEEE Transactions on Communications COM-29: 721-726.
6. Borovkov, A.A. & Foss, S.G. (1992). Stochastically recursive sequences and their generalizations. Siberian Advances in Mathematics 2: 16-81.
7. Chalasani, S. & Varma, A. (1993). Parallel algorithms for time-slot assignment in TDM hierarchical switching systems. IEEE Transactions on Communications COM-41: 1736-1747.
8. Gaujal, B. (1997). Optimal allocation sequences of two processes sharing a resource. Journal of Discrete Event Dynamic Systems 7: 327-354.
9. Gonzalez, T. & Sahni, S. (1976). Open shop scheduling to minimize finish time. Journal of the Association of Computing Machinery 23: 665-679.
10. Gonzalez, T. (1979). A note on open shop preemptive schedules. IEEE Transactions on Computers C-28: 782-786.
11. Hajek, B. (1985). Extremal splittings of point processes. Mathematics of Operations Research 10: 543-556.
12. Hui, J. (1990). Switching and traffic theory for integrated broadband networks. Deventer, The Netherlands: Kluwer Academic Press.
13. Inukai, T. (1979). An efficient SS/TDMA time slot assignment algorithm. IEEE Transactions on Communications COM-27: 1449-1455.
14. Itai, A. & Rosberg, Z. (1984). A golden ratio control policy for a multiple-access channel. IEEE Transactions on Automatic Control AC-29: 712-718.
15. Karol, M., Eng, K., & Obara, H. (1992). Improving the performance of input-queued ATM packet switches. IEEE INFOCOM 110-115.
16. Karol, M., Hluchyj, M., & Morgan, S. (1987). Input versus output queueing on a space division switch. IEEE Transactions on Communications COM-35: 1347-1356.
17. Lawler, E.L. & Labetoulle, J. (1978). On preemptive scheduling of unrelated parallel processors by linear programming. Journal of the Associations of Computing Machinery 25: 612-619.
18. Liu, Z., Nain, P., & Towsley, D. (1992). On optimal polling policies. Queueing Systems 11: 59-83.
19. Loeve, J.A. (1995). Markov decision chains with partial information. Ph.D. dissertation, University of Leiden, Leiden, The Netherlands.
20. Loynes, R.M. (1962). The stability of queues with non-independent inter-arrival and service times. Proceedings of the Cambridge Philosophical Society 58: 497-520.
21. McKeown, N., Anantharam, V., & Walrand, J. (1996). Achieving 100% throughput in an input-queued switch. IEEE INFOCOM 296-302.
22. McKeown, N., Walrand, J., & Varaiya, P. (1993). Scheduling cells in an input-queued switch. IEE Electronics Letters 2174-2175.
23. McKeown, N. (1995). Scheduling algorithms for input-queued cell switches. Ph.D. thesis, University of California, Berkeley.
24. Obara, H. (1991). Optimum architecture for input queueing ATM switches. IEE Electronics Letters 27: 555-557.
25. Obara, H. & Hamazumi, Y. (1992). Parallel contention resolution control for input queueing ATM switches. IEE Electronics Letters 28: 838-839.
26. Obara, H., Okamoto, S., & Hamazumi, Y. (1992). Input and output queueing ATM switch architecture with spatial and temporal slot reservation and control. IEE Electronics Letters 28: 22-24.