New 2-way multi-level partitioning algorithm

VLSI Design

Volumn 11, Issue 3, 2000, Pages 301-310

  Saab, Youssef ^a,b,c,d  

^a UNIVERSITY OF MISSOURI   (United States)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^c University of Missouri   (United States)

^d Golden Key National Honor Society   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ITERATIVE METHODS;

HYPERGRAPH PARTITIONING; MULTILEVEL PARTITIONING ALGORITHMS (PART);

VLSI CIRCUITS;

EID: 0034544639     PISSN: 1065514X     EISSN: None     Source Type: None    
DOI: 10.1155/2000/65821     Document Type: Article

References (12)

1. Alpert, C. and Kahng, A. (1995). "Recent directions in netlist partitioning: A survey", Integration - The VLSI Journal, 19(1-2), 1-81.
2. Johannes, F. M., "Partitioning of VLSI circuits and systems", Design Automation Conference, 1996, pp. 83-87.
3. Garey, M. R. and Johnson, D. S., Computers and Intractability: A Guide to the Theory of NP-completeness. New York, NY: W. H. Freeman and Company, 1979.
4. Jones, C., Vertex and Edge Partitions of Graphs. Ph.D. Thesis, Department of Computer Science, Pennsylvania State University, May, 1992.
5. Karypis, G., Aggarwal, R., Kumar, V. and Shekhar, S., "Multilevel hypergraph partitioning: Application in VLSI domain", Design Automation Conference, 1997, pp. 526-529.
6. Alpert, C. J., Huang, J.-H. and Kahng, A. B., "Multilevel circuit partitioning", Design Automation Conference, 1997, pp. 530-533.
7. Fiduccia, C. and Mattheyses, R., "A linear-time heuristics for improving network partitions", Proceedings of the 19th Design Automation Conference, January, 1982, pp. 175-181.
8. Saab, Y., "A fast and robust network bisection algorithm", IEEE Transactions on Computers, 44, 903-913, July, 1995.
9. Hagen, L. W., Huang, D. J. H. and Kahng, A. B. (1997). "On implementation choices for iterative improvement partitioning algorithms", IEEE Transactions on Computer-Aided Design, 16(10), 1199-1205.
10. Cong, J., Li, H. P., Lim, S. K., Shibuya, T. and Xu, D., "Large scale circuit partitioning with loose/stable net removal and signal flow based clustering", International Conference on Computer-Aided Design, 1997, pp. 441-446.
11. Dutt, S. and Deng, W., "VLSI circuit partitioning by cluster-removal using iterative improvement techniques", International Conference on Computer-Aided Design, 1996, pp. 194-200.
12. Alpert, C. (1998). "The ISPD98 circuit benchmarks suite", Physical Design Workshop, pp. 80-85.