메뉴 건너뛰기




Volumn 49, Issue 12, 2000, Pages 1310-1324

An optimal hardware-algorithm for sorting using a fixed-size parallel sorting device

Author keywords

Columnsort; Hardware algorithms; Sorting networks; Special purpose architectures; VLSI

Indexed keywords

ALGORITHMS; DATA STORAGE EQUIPMENT; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; REAL TIME SYSTEMS; SORTING; TIME SHARING SYSTEMS; VLSI CIRCUITS;

EID: 0034514897     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.895849     Document Type: Article
Times cited : (25)

References (10)
  • 2
    • 0025430594 scopus 로고
    • Sorting n Objects with a k-Sorter
    • R. Beigel and J. Gill, "Sorting n Objects with a k-Sorter," IEEE Trans. Computers, vol. 39, pp. 714-716, 1990.
    • (1990) IEEE Trans. Computers , vol.39 , pp. 714-716
    • Beigel, R.1    Gill, J.2
  • 3
  • 5
    • 0022043139 scopus 로고
    • Tight Bounds on the Complexity of Parallel Sorting
    • F.T. Leighton, "Tight Bounds on the Complexity of Parallel Sorting," IEEE Trans. Computers, vol. 34, pp. 344-354, 1985.
    • (1985) IEEE Trans. Computers , vol.34 , pp. 344-354
    • Leighton, F.T.1
  • 10
    • 0033712824 scopus 로고    scopus 로고
    • An Efficient Parallel Sorting Architecture
    • Y. Zhang and S.Q. Zheng, "An Efficient Parallel Sorting Architecture," VLSI Design, vol. 11, no. 2, pp. 137-147, 2000.
    • (2000) VLSI Design , vol.11 , Issue.2 , pp. 137-147
    • Zhang, Y.1    Zheng, S.Q.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.