Address partitioning in DSM clusters with parallel coherence controllers

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2000, Pages 47-56

  Pragaspathy, Ilanthiraiyan ^a   Falsafi, Babak ^b  

^a HEWLETT PACKARD COMPANY   (United States)

^b PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; DATA HANDLING; DATA STORAGE EQUIPMENT; DISTRIBUTED COMPUTER SYSTEMS; NETWORK PROTOCOLS; PARALLEL PROCESSING SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS); SERVERS; SYNCHRONIZATION;

DISTRIBUTED SHARED MEMORY; DYNAMIC PARTITIONING; HARDWARE ADDRESS SYNCHRONIZERS; PARALLEL COHERENCE CONTROLLERS; STATIC PARTITIONING;

COMPUTER ARCHITECTURE;

EID: 0034505306     PISSN: 1089795X     EISSN: None     Source Type: Journal    
DOI: 10.1109/PACT.2000.888330     Document Type: Article

References (13)

1. D. E. Culler A. Dusseau S. C. Goldstein A. Krishnamurthy S. Lumetta T. von Eicken K. Yelick Parallel programming in Split-C Proceedings of Supercomputing '93 262 273 Proceedings of Supercomputing '93 1993-Nov.
2. B. Falsafi Fine-Grain Protocol Execution Mechanisms & Scheduling Policies on SMP Clusters 1998 University of Wisconsin—Madison
3. B. Falsafi D. A. Wood Reactive NUMA: A design for unifying S-COMA and CC-NUMA Proceedings of the 24th Annual International Symposium on Computer Architecture 229 240 Proceedings of the 24th Annual International Symposium on Computer Architecture 1997-June
4. B. Falsafi D. A. Wood Parallel dispatch queue: A queue-based programming abstraction to parallelize fine-grain communication protocols Proceedings of the Fifth IEEE Symposium on High-Performance Computer Architecture Proceedings of the Fifth IEEE Symposium on High-Performance Computer Architecture 1999-Feb.
5. E. Hagersten M. Koster WildFire: A scalable path for SMPs Proceedings of the Fifth IEEE Symposium on High-Performance Computer Architecture 172 181 Proceedings of the Fifth IEEE Symposium on High-Performance Computer Architecture 1999-Feb.
6. E. D. Lazowska J. Zahorjan G. S. Graham K. C. Sevcik Quantitative System Performance: Computer System Analysis Using Queueing Network Models 1984 Prentice Hall
7. T. Lovett R. Clapp STiNG: A CC-NUMA compute system for the commercial marketplace Proceedings of the 23rd Annual International Symposium on Computer Architecture Proceedings of the 23rd Annual International Symposium on Computer Architecture 1996-May
8. M. Michael A. K. Nanda B.-H. Lim M. L. Scott Coherence controller architectures for SMP-based CC-NUMA mulitprocessors Proceedings of the 24th Annual International Symposium on Computer Architecture Proceedings of the 24th Annual International Symposium on Computer Architecture 1997-May
9. A. Moga M. Dubois The effectiveness of SRAM network caches in clustered DSMs Proceedings of the Fourth IEEE Symposium on High-Performance Computer Architecture 103 112 Proceedings of the Fourth IEEE Symposium on High-Performance Computer Architecture 1998-February
10. S. S. Mukherjee S. K. Reinhardt B. Falsafi M. Litzkow S. Huss-Lederman M. D. Hill J. R. Larus D. A. Wood Fast and portable parallel architecture simulators: Wisconsin Wind Tunnel II IEEE Concurrency 2000
11. A. K. Nanda A.-T. Nguyen M. M. Michael D. J. Joseph High-throughput coherence controllers Proceedings of the Sixth IEEE Symposium on High-Performance Computer Architecture Proceedings of the Sixth IEEE Symposium on High-Performance Computer Architecture 2000-Jan.
12. I. Schoinas B. Falsafi M. D. Hill J. Larus D. A. Wood Sirocco: Cost-effective fine-grain distributed shared memory Proceedings of the Sixth International Conference on Parallel Architectures and Compilation Techniques Proceedings of the Sixth International Conference on Parallel Architectures and Compilation Techniques 1998-October
13. S. C. Woo M. Ohara E. Torrie J. P. Singh A. Gupta The SPLASH-2 programs: Characterization and methodological considerations Proceedings of the 22nd Annual International Symposium on Computer Architecture 24 36 Proceedings of the 22nd Annual International Symposium on Computer Architecture 1995-July