|
Volumn , Issue , 2000, Pages 810-814
|
Single chip test and burn-in
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BURN-IN STRESS SCREENING;
SINGLE CHIP TEST;
COST BENEFIT ANALYSIS;
INTEGRATED CIRCUIT MANUFACTURE;
INTEGRATED CIRCUIT TESTING;
MARKETING;
RELIABILITY;
VLSI CIRCUITS;
ELECTRONICS PACKAGING;
|
EID: 0034482528
PISSN: 05695503
EISSN: None
Source Type: Journal
DOI: None Document Type: Article |
Times cited : (4)
|
References (5)
|