메뉴 건너뛰기




Volumn 23, Issue 4, 2000, Pages 611-619

Modeling and simulation of integrated capacitors for high frequency chip power decoupling

Author keywords

[No Author keywords available]

Indexed keywords

CHIP DECOUPLING CIRCUIT SIMULATION; CHIP POWER DECOUPLING; INTEGRATED CAPACITORS; PARTIAL ELEMENT EQUIVALENT CIRCUIT;

EID: 0034478788     PISSN: 15213331     EISSN: None     Source Type: Journal    
DOI: 10.1109/6144.888843     Document Type: Article
Times cited : (5)

References (8)
  • 1
    • 0026942779 scopus 로고
    • Three-dimensional interconnect analysis using partial element equivalent circuits
    • Nov.
    • H. Heeb and A. Ruehli, "Three-dimensional interconnect analysis using partial element equivalent circuits," IEEE Trans. Circuits Syst., vol. 39, pp. 974-981, Nov. 1992.
    • (1992) IEEE Trans. Circuits Syst. , vol.39 , pp. 974-981
    • Heeb, H.1    Ruehli, A.2
  • 2
    • 0026890885 scopus 로고
    • Circuit models for three-dimensional geometries including dielectrics
    • July
    • _, "Circuit models for three-dimensional geometries including dielectrics," IEEE Trans. Microwave Theory Tech., vol. 40, pp. 1507-1516, July 1992.
    • (1992) IEEE Trans. Microwave Theory Tech. , vol.40 , pp. 1507-1516
  • 3
    • 0029521458 scopus 로고
    • Generating sparse partial inductance matrices with guaranteed stability
    • Nov.
    • B. Krauter and L. Pileggi, "Generating sparse partial inductance matrices with guaranteed stability," in Proc. IEEE Int. Conf. Computer Aided Design, Nov. 1995, pp. 45-52.
    • (1995) Proc. IEEE Int. Conf. Computer Aided Design , pp. 45-52
    • Krauter, B.1    Pileggi, L.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.