Exact inductive parasitic extraction for analysis of IGBT parallel switching including DCB-backside eddy currents

PESC Record - IEEE Annual Power Electronics Specialists Conference

Volumn 3, Issue , 2000, Pages 1291-1295

  Gutsmann, B ^a   Mourick, P ^b   Silber, D ^a  

^a UNIVERSITY OF BREMEN   (Germany)

^b Semikron Elektronik GmbH AndCo KG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

PARALLEL SWITCHING;

CERAMIC MATERIALS; COUPLED CIRCUITS; EDDY CURRENTS; GATES (TRANSISTOR); INDUCTANCE; INSULATED GATE BIPOLAR TRANSISTORS;

BIPOLAR TRANSISTORS;

EID: 0034474531     PISSN: 02759306     EISSN: None     Source Type: Journal    
DOI: 10.1109/PESC.2000.880496     Document Type: Article

References (9)

1. th Annual IEEE Power Electronics Specialists Conference (PESC '96)! Baveno. vol.Il, pp. 1743-1747, 1996
2. M. Akhbari, L. Schanen, J. Roudet,.IP. Karadec, An Original Design of MOSFET/1GBT Gate Circuit Layout to Suppress Power/Drive Interaction, Proc. of the 5th Europ. Space Power Conference (ESPC), Tarragona, vol. I, pp. 427-432, 1998
3. R.F. Harrington, Field computation by Moment Methods, Macmillan, New York, 1968
4. C. Hoer, C. Love, Exact Inductance Equations for Rectangular Conductors With Applications to More Complicated Geometries, Journal of research of the National Bureau of Standards-C. Engineering and Instrumentation, Vol. 69C, No. 2, April-June 1965
5. A.E. Ruehli, Survey of Computer-Aided Electrical Analysis of Integrated Circuit Interconnections, IBM J. Res. Develop., vol. 23, No. 6, Nov. 1979
6. J.-L. Schanen. C. Guerin, J. Roudet, G. Meunier, Modeling of Printed Circuit Board Loop Inductance. IEEE Transactions on Magnetics, Sept. 1994
7. M. K.amon, Fast Parasitic Extraction and Simulation of Three-dimensional Interconnect via Quasistatic Analysis, PhD dissertation, Massachusetts Institute of Technology, Feb. 1998
8. ELDO C. l, Electrical Circuit Simulator, Mentor Graphics
9. B. Fatemizadeh, G. Tchouangue, D. Silber, A User-optimized Electrothermal IGBT Model for Power Electronic Circuit Simulation in the Circuit Simulator ELDO, Proc. Of Applied Power Electronics Conference and exposition APEC '96 conference record, pp. 81-87