Improving BTB performance in the presence of DLLs

Proceedings of the Annual International Symposium on Microarchitecture

Volumn , Issue , 2000, Pages 77-86

  Vlaovic, Stevan ^a   Davidson, Edward S ^a   Tyson, Gary S ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SOFTWARE; COMPUTER SOFTWARE PORTABILITY; PROGRAM COMPILERS;

BRANCH TARGET BUFFER; DYNAMICALLY LINKED LIBRARIES;

BUFFER STORAGE;

EID: 0034462655     PISSN: 10724451     EISSN: None     Source Type: Journal    
DOI: 10.1109/MICRO.2000.898060     Document Type: Article

References (13)

1. B. Calder D. Grunwald Reducing Indirect Function Call Overhead in C++ Programs Proceedings of the ACM Principles of Programming Languages Proceedings of the ACM Principles of Programming Languages 1994
2. B. Calder D. Grunwald A. Srivastava The Predictability of Branches in Libraries Proceedings of the 28th International Symposium on Microarchitecture 24 34 Proceedings of the 28th International Symposium on Microarchitecture 1995
3. P. Chang E. Hao Y. Patt Target Prediction for Indirect Jumps Proceedings of the 24th International Symposium on Computer Architecture 274 283 Proceedings of the 24th International Symposium on Computer Architecture 1997
4. N. Jouppi Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers Proceedings of the 17th International Symposium on Computer Architecture 364 373 Proceedings of the 17th International Symposium on Computer Architecture 1990
5. K. Lawton Welcome to the Bochs ×86 PC Emulation Software Home Page! http://www.bochs.com
6. D. C. Lee P. J. Crowley J-L Baer T. E. Anderson B. N. Bershad Execution Characteristics of Desktop Applications on Windows NT Proceedings of the 24th International Symposium on Computer Architecture 27 38 Proceedings of the 24th International Symposium on Computer Architecture 1997
7. S.E. Perl R.L. Sites Studies of Windows NT Performance Using Dynamic Execution Traces April 1997 RR-146
8. C.H. Perleberg A.J. Smith Branch Target Buffer Design and Optimization IEEE Transactions on Computers 42 4 396 412 1993
9. G. Reinman T. Austin B. Calder A Scalable Front-End Architecture for Fast Instruction Delivery Proceedings of the 26th International Symposium on Computer Architecture 234 245 Proceedings of the 26th International Symposium on Computer Architecture 1999
10. J. A. Rivers E. S. Davidson Reducing Conflicts in Direct-Mapped Caches with a Temporality-Based Design Proceedings of the 1996 International Conference on Parallel Processing I 151 162 Proceedings of the 1996 International Conference on Parallel Processing 1996-August
11. E.S. Tam Improving Cache Performance via Active Management June 1999 University of Michigan
12. D. Wall Predicting Program Behavior Using Real or Estimated Profiles Proceedings of the ACM SIGPLAN '91 Conference on Programing Language Design and Implementation 59 70 Proceedings of the ACM SIGPLAN '91 Conference on Programing Language Design and Implementation 1991-June
13. T. Yeh Two-Level adaptive Branch Prediction and Instruction Fetch Mechanisms for High Performance Super-Scalar Processors 1993 University of Michigan