High-speed noise robust threshold gates

Proceedings of the International Semiconductor Conference, CAS

Volumn 1, Issue , 2000, Pages 79-82

  Beiu, V ^a  

^a RN2R/Rose Research   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; COMPUTER SIMULATION; LOGIC GATES; SPURIOUS SIGNAL NOISE; THRESHOLD LOGIC;

THRESHOLD GATES;

GATES (TRANSISTOR);

EID: 0034452672     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. Linear-input logic
2. The synthesis of networks from threshold elements
3. Digital integrated circuit implementations
4. Array-based analog computation
5. Finite precision error analysis of neural network hardware implementations
6. Switched-capacitor neural networks
7. A purely capacitive synaptic matrix for fixed-weight neural networks
8. A versatile threshold logic gate
9. A functional MOS transistor featuring gate-level weighted sum and threshold operations
10. A symmetric CMOS NOR gate for high-speed applications
11. Ganged CMOS: Trading standby power for speed
12. Beta-Driven Threshold Elements
13. Beta-CMOS artificial neuron and imlementability limits