Automatic synthesis and fault-tolerant experiments on an evolvable hardware platform

IEEE Aerospace Conference Proceedings

Volumn 5, Issue , 2000, Pages 465-471

  Stoica, A ^a   Keymeulen, D ^a   Duong, V ^a   Salazar Lazaro, C ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARRAYS; COMPUTER SIMULATION; EVOLUTIONARY ALGORITHMS; GRAPHICAL USER INTERFACES; TRANSISTORS; VLSI CIRCUITS;

EVOLVABLE HARDWARE; FIELD PROGRAMMABLE TRANSISTOR ARRAY; SOFTWARE PACKAGE PARALLEL GENETIC ALGORITHM; SOFTWARE PACKAGE SPICE;

ELECTRIC NETWORK SYNTHESIS;

EID: 0034432501     PISSN: 1095323X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. Automated WYWIWYG design of both the topology and component values of analog electrical circuits using genetic programming
2. Automated analog circuit synthesis using a linear representation
3. An evolved circuit, intrinsic in silicon, entwined in physics
4. Evolvable systems: From biology to hardware
5. Evolvable systems: From biology to hardware
6. Genetic programming III - Darwinian invention and problem solving
7. Analog VLSI processing: Why, where and how
8. On hardware evolvability and levels of granularity
9. Evolutionary design of electronic devices and circuits
10. Toward evolvable hardware chips: Experiments with a programmable transistor array
11. A new research tool for intrinsic hardware evolution
12. Embryological development on silicon
13. Principles of fault tolerance
14. Analog circuits evolution in extrinsic and intrinsic modes