Incremental design of scalable interconnection networks using basic building blocks

IEEE Transactions on Parallel and Distributed Systems

Volumn 11, Issue 11, 2000, Pages 1126-1140

  Yang, Mingyao ^a,b   Ni, Lionel M ^a,c  

^a IEEE   (United States)

^b Java Software   (United States)

^c Michigan State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE ROUTING; BASIC BUILDING BLOCKS; FLOW CONTROL DIGITS; MULTICOMPUTER SYSTEMS; SCALABLE PARALLEL COMPUTERS; WORMHOLE ROUTING;

ADAPTIVE ALGORITHMS; DATA COMMUNICATION SYSTEMS; DATA FLOW ANALYSIS; PACKET NETWORKS; PARALLEL PROCESSING SYSTEMS; PIPELINE PROCESSING SYSTEMS; SWITCHING NETWORKS; TWO DIMENSIONAL;

INTERCONNECTION NETWORKS;

EID: 0034317748     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.888634     Document Type: Article

References (18)

1. Intel Corporation, "Paragon XP/S," product overview, Supercomputer Systems Division, Beaverton, Ore., 1991.
2. Cray Research, Inc., "CRAY T3D," system architecture overview, Chippewa Falls, Wis., 1993.
3. S. Scott and G. Thorson, "The CRAY T3E Network: Adaptive Routing in a High Performance 3D Torus," Hot Interconnects IV, pp. 147-156, Aug. 1996.
4. NCUBE Company, "NCUBE 6400 Processor Manual," 1990.
5. W.D. Hillis and L.W. Tucker, "The CM-5 Connection Machine: A Scalable Supercomputer," Comm. ACM, vol. 36, pp. 31-40, Nov. 1993.
6. L.M. Ni, Y. Gui, and S. Moore, "Performance Evaluation of Switch-Based Wormhole Networks," Proc. 1995 Int'l Conf. Parallel Processing, vol. 1, Aug. 1995.
7. C.B. Stunkel, "Architecture and Implementation of Vulcan," Proc. Eighth Int'l Parallel Processing Symp., pp. 268-274, Apr. 1994.
8. Meiko Ltd., "Computing Surface: CS-2," Waltham, Mass.: Comm. Networks, 1993.
9. N. Koike, "NEC Cenju-3: A Microprocessor-Based Parallel Computer," Proc. Eighth Int'l Parallel Processing Symp. pp. 396-401, Apr. 1994.
10. C.B. Stunkel, D.G. Shea, D.G. Grice, P.H. Hochschild, and M. Tsao, "The SP1 High-Performance Switch," Proc. 1994 Scalable High Performance Computing Conference (SHPCC '94), pp. 150-157, May 1994.
11. W.J. Dally, C.L. Seitz, "The Torus Routing Chip," J. Distributed Computing, vol. 1, no. 3, pp. 187-196, 1986.
12. L.M. Ni and P.K. McKinley, "A Survey of Wormhole Routing Techniques in Direct Networks," IEEE Computer, vol. 26, pp. 62-76, Feb. 1993.
13. L.M. Ni and D.K. Panda, "Sea of Interconnection Networks: What's Your Choice?" technical panel report, 1994 Int'l Conf. Parallel Processing, Aug. 1994. ftp:ss36.cps.msu.edu:/pub/acstr/ icpp94-panel2.ps.
14. D. Cohen and G. Finn, "ATOMIC: A Low-Cost, Very-High-Speed, Local Communication Architecture," Proc. 1993 Int'l Conf. Parallel Processing, vol. 1, pp. 39-46, Aug. 1993.
15. C.J. Glass and L.M. Ni, "The Turn Model for Adaptive Routing," Proc. 19th Ann. Int'l Symp. Computer Architecture, pp. 278-287, May 1992.
16. W.J. Dally, "Performance Analysis of k-Ary n-Cube Interconnection Networks," IEEE Trans. Computers, vol. 39, pp. 775-785, June 1990.
17. C.L. Seitz, N.J. Boden, J. Seizovic, and W.-K. Su, "The Design of the Caltech Mosaic C Multicomputer," Proc. Washington Symp. Integrated Systems, 1993.
18. W. Dally and C. Seitz, "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks," IEEE Trans. Computers, vol. 36, pp. 547-553, May 1987.