Parallel implementation of self-organizing map on the partial tree shape neurocomputer

Neural Processing Letters

Volumn 12, Issue 2, 2000, Pages 171-182

  Kolinummi, Pasi ^a   Pulkkinen, Pasi ^a   Hämäläinen, Timo ^a   Saarinen, Jukka ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; PARALLEL ALGORITHMS;

PARTIAL TREE SHAPE NEUROCOMPUTERS; SELF ORGANIZING MAP (SOM); SOFT COMPUTING;

NEURAL NETWORKS;

EID: 0034294203     PISSN: 13704621     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1009665814041     Document Type: Article

References (19)

1. Kohonen, T.: The Self-Organizing Maps, Springer-Verlag, Berlin, 1995.
2. Kohonen, T.: Self-Organization and Associative Memory, Springer-Verlag, Berlin, 1980.
3. Hammerström, D. and Nguyen, N.: An implementation of Kohonen feature maps on the adaptive solutions neurocomputer, in: T. Kohonen et. al. (eds), Artificial Neural Networks, Vol. 1, Proceedings of the ICANN-91, Espoo, Finland, 1991, pp. 715-720.
4. Cornu, T., Ienne, P., Neibur, D., Thiran, P. and Viredaz, M.: Design, implementation and test of a multi-model systolic neural network accelerator, Scient. Program. 5 (1996), 47-61.
5. Nordström, T.: Highly Parallel Computers for Artificial Neural Networks, Ph.D. Thesis, Luleâ University of Technology, Luleâ, Sweden, March 1995.
6. Nordström, T. and Svensson, B.: Using and designing massively parallel computers for artificial neural networks, J. Parallel Distrib. Comp. 14 (1992), 260-285.
7. Müller, U., Gunzinger, A. and Guggenbühl, W.: Fast neural net simulation with a DSP processor array, IEEE Trans. Neural Networks, 6 (1995), 203-213.
8. Morgan, N., Beck, J., Kohn, J., Bilmes, J., Allman, E. and Beer, J.: The ring array processor: A multiprocessing peripheral for connectionist applications, J. Parallel Distrib. Comput. 14 (1992), 248-259.
9. Ramacher, U.: SYNAPSE - A neurocomputer that synthesizes neural algorithms on a parallel systolic engine, J. Parallel Distrib. Comp. 14 (1992), 306-318.
10. Hämäläinen, T., Klapuri, H., Saarinen, J. and Kaski, K.: Mapping of SOM and LVQ algorithms on a tree shape parallel computer system, Parallel Comput. 23 (1997), 271-289.
11. Thiran, P., Peiris, V., Heim, P. and Hochet, B.: Quantization effects in digitally behaving circuit implementations of Kohonen networks, IEEE Trans. Neural Networks, 5 (1994), 450-458.
12. Rüping, S., Porrmann, M. and Rückert, U.: SOM accelerator system, Neurocomputing 21 (1998), 31-50.
13. Kolinummi, P., Hämäläinen, T. and Kaski, K.: Designing a digital neurocomputer, IEEE Circ. Devices Mag. March 1997, 19-27.
14. Kolinummi, P., Hämäläinen, P., Hämäläinen, T. and Saarinen, J.: PARNEU: general-purpose partial tree computer, Microprocessors and Microsystems 24 (2000), 23-42.
15. The Programmable Logic Data book, CA, USA, Xilinx Inc., 1994.
16. ADSP-2106x SHARC User's Manual, second edition, 7/96, Analog Devices Inc., USA.
17. Kolinummi, P., Hämäläinen T. and Kaski, K.: Mappings of SOM and LVQ on the partial tree shape neurocomputer, Inter. Conf. Neural Networks (ICNN'97), Vol. 2, Houston, TX, USA, June 1997, pp. 904-909.
18. Card, H. C., Rosendahl, G. K., McNeill, D. K. and McLeod, R. D.: Competitive learning algorithms and neurocomputer architecture, IEEE Trans. Comp. 47 (1998), 847-858.
19. Myklebust, G., Solheim, J. and Steen, E.: Speeding up small sized self organizing maps for use in visualization of multispectral medical images, Eighth IEEE Symp. on Com-puter-based Medical Systems, 1995, pp. 103-110.