Parallelization of a dynamic unstructured algorithm using three leading programming paradigms

IEEE Transactions on Parallel and Distributed Systems

Volumn 11, Issue 9, 2000, Pages 931-940

  Oliker, Leonid ^b   Biswas, Rupak ^a,c  

^a IEEE   (United States)

^b LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

^c NASA AMES RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COHERENT CACHE NONUNIFORM MEMORY ACCESS; DYNAMIC UNSTRUCTURED ALGORITHM; MESSAGE PASSING; MULTITHREADED ARCHITECTURE; UNSTRUCTURED MESH ADAPTATION;

CACHE MEMORY; COMPUTER SOFTWARE PORTABILITY; COMPUTER SYSTEMS PROGRAMMING; DATA COMMUNICATION SYSTEMS; PARALLEL ALGORITHMS; RESPONSE TIME (COMPUTER SYSTEMS); SOFTWARE ENGINEERING; SUPERCOMPUTERS;

PARALLEL PROCESSING SYSTEMS;

EID: 0034262448     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.879776     Document Type: Article

References (10)

1. R. Biswas and R.C. Strawn, "A New Procedure for Dynamic Adaption of Three-Dimensional Unstructured Grids," Applied Numerical Math., vol. 13, pp. 437-452, 1994.
2. J. Boisseau, L. Carter, and A. Snavely, "Cray T90 vs. Tera MTA: The Old Champ Faces a New Challenger," Proc. Cray User's Group Conf., 1998.
3. S.H. Bokhari and D.J. Mavriplis, "The Tera Multithreaded Architecture and Unstructured Meshes," Technical Report CR-1998-208953, NASA Langley Research Center, 1998.
4. G. Heber, R. Biswas, and G.R. Gao, "Self-Avoiding Walks over Adaptive Unstructured Grids," Concurrency: Practice and Experience, vol. 12, pp. 85-109, 2000.
5. G. Karypis and V. Kumar, "Parallel Multilevel k-Way Partitioning Scheme for Irregular Graphs," Technical Report 96-036, Dept. of Computer Science, Univ. of Minn., 1996.
6. L. Oliker and R. Biswas, "PLUM: Parallel Load Balancing for Adaptive Unstructured Meshes," J. Parallel and Distributed Computing, vol. 52, pp. 150-177, 1998.
7. L. Oliker, X. Li, G. Heber, and R. Biswas, "Parallel Conjugate Gradient: Effects of Ordering Strategies, Programming Paradigms, and Architectural Platforms," Proc. 13th Int'l Conf. Parallel and Distributed Computing Systems, pp. 178-185, 2000.
8. W. Pfeiffer, L. Carter, A. Snavely, R. Leary, A. Majumdar, S. Brunett, J. Feo, B. Koblenz, L.G. Stern, J.W. Manke, and T.P. Boggess, "Evaluation of a Multithreaded Architecture for Defense Applications," Technical Report 1999-11999, San Diego Supercomputing Center, 1999.
9. A. Snavely, L. Carter, J. Boisseau, A. Majumdar, K.S. Gatlin, N. Mitchell, J. Feo, and B. Koblenz, "Multi-Processor Performance on the Tera MTA," Proc. Supercomputing '98, 1998.
10. "Summary Report," Petaflops Algorithms Workshop, 1997.