Case study in embedded systems design: an engine control unit

Design Automation for Embedded Systems

Volumn 6, Issue 1, 2000, Pages 71-88

  Cuatto, Tullio ^a   Passerone, Claudio ^a   Sansoè, Claudio ^a   Gregoretti, Francesco ^a   Jurecska, Attila ^b   Sangiovanni Vincentelli, Alberto ^c  

^a POLITECNICO DI TORINO   (Italy)

^b SYNOPSYS INC   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMOTIVE ENGINEERING; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; CONTROL EQUIPMENT; ELECTRONIC EQUIPMENT; ENGINES; SYSTEMS ANALYSIS;

ARCHITECTURE SELECTION AND MAPPING; EMBEDDED SYSTEMS DESIGN; ENGINE CONTROL UNIT; HARDWARE-SOFTWARE CO-DESIGN; HARDWARE-SOFTWARE CO-SIMULATION;

EMBEDDED SYSTEMS;

EID: 0034262311     PISSN: 09295585     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008989409134     Document Type: Article

References (29)

1. CoWare N2C Home Page. http://www.coware.com/cowareN2C.html.
2. Mentor Graphics Seamless CVE Home Page, http://www.mentorg.com/seamless/.
3. Synopsys' Eagle Home Page. http://www.synopsys.com.tw/products/hwsw/eagle_ds.html.
4. F. Balarin, M. Di Natale, and A. Sangiovanni-Vincentelli. Task scheduling with RT constraints. In Proceedings of the Design Automation Conference, June 2000.
5. F. Balarin, E. Sentovich, M. Chiodo, P. Giusto, H. Hsieh, B. Tabbara, A. Jurecska, L. Lavagno, C. Passerone, K. Suzuki, and A. Sangiovanni-Vincentelli. Hardware-Software Co-design of Embedded Systems - The POLIS approach. Kluwer Academic Publishers, 1997.
6. G. Berry, P. Couronné, and G. Gonthier. The synchronous approach to reactive and real-time systems. IEEE Proceedings, 79, September 1991.
7. R. Brayton, A. Sangiovanni-Vincentelli, A. Aziz, S. Cheng, S. Edwards, S. Khatri, Y. Kukimoto, S. Qadeer, R. Ranjan, T. Shiple, G. Swamy, T. Villa, G. Hachtel, F. Somenzi, A. Pardo, and S. Sarwary. VIS: A System for Verification and Synthesis. In Proc. of the 8th International Conference on Computer Aided Verification, Vol. 1102 of Lecture Notes in Computer Science, pp. 428-432. Springer-Verlag, 1996.
8. R. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, C-35(8):677-691, August 1986.
9. J. Buck, S. Ha, E.A. Lee, and D.G. Masserschmitt. Ptolemy: a framework for simulating and prototyping heterogeneous systems. Interntional Journal of Computer Simulation, special issue on Simulation Software Development, January 1994.
10. J. Burch, E. Clarke, D. Long, K. McMillan, et al. Symbolic model checking for sequential circuit verification. IEEE Transactions on Computer-Aided Design, 13(4):401-424, April 1994.
11. M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, and A. Sangiovanni-Vincentelli. Synthesis of software programs from CFSM specifications. In Proceedings of the Design Automation Conference, June 1995.
12. P. Chou, E. Walkup, and G. Borriello. Scheduling for reactive real-time systems. IEEE Micro, August 1994.
13. T. Cuatto, C. Passerone, L. Lavagno, A. Jurecska, A. Damiano, C. Sansoè, and A. Sangiovanni-Vincentelli. A Case Study in Embedded System Design: an Engine Control Unit. In Proceedings of the Design Automation Conference, June 1998.
14. A. Damiano and P. Mortara. Problematiche software nei sistemi elettronici per applicazioni automotive. Alta Frequenza - Rivista di Elettronica, 7(3):10-16, Maggio-Giugno 1993.
15. T. DeMarco. Structured Analysis and System Specification. Yourdon Press, USA, 1988.
16. R. Ernst, J. Henkel, and T. Benner. Hardware-software codesign for micro-controllers. IEEE Design and Test of Computers, 10(3):64-75, September 1993.
17. D. D. Gajski, S. Narayan, L. Ramachandran, and F. Vahid. System design methodologies: aiming at the 100 h design cycle. IEEE Transactions on VLSI, 4(1), March 1996.
18. R.K. Gupta and G. De Micheli. Hardware-software cosynthesis for digital systems. IEEE Design and Test of Computers, 10(3):29-41, September 1993.
19. H. Hsieh, L. Lavagno, C. Passerone, C. Sansoè, and A. Sangiovanni-Vincentelli. Modeling micro-controller peripherals for high-level co-simulation and synthesis. In Proceedings of the International Workshop on Hardware-Software Codesign, March 1997.
20. A. Kalavade and E.A. Lee. A hardware-software codesign methodology for DSP applications. IEEE Design and Test of Computers, 10(3):16-28, September 1993.
21. K.S. Khouri, G. Lakkshminarayana, and N.K. Jha. High-level synthesis of low-power control-flow intensive circuits. IEEE Transactions on Computer-Aided Design, 18(12):1715-1729, December 1999.
22. R. P. Kurshan. Automata-Theoretic Verification of Coordinating Processes. Princeton University Press, 1994.
23. M. Lazarescu, M. Lajolo, and A. Sangiovanni-Vincentelli. A compilation-based software estimation scheme for hardware/software co-simulation. In Proceedings of the International Workshop on Hardware-Software Codesign, May 1999.
24. C.L. Liu and James W. Layland. Scheduling algorithms for multiprogramming in a hard-real-time environment. Journal of the Association for Computing Machinery, 20(1):46-61, January 1973.
25. Motorola Inc. M68300 Family: TPU Time Processor Unit Reference Manual, 1990.
26. K. Olokutun, R. Helaihel, J. Levitt, and R. Ramirez. A software-hardware cosynthesis approach to digital system simulation. IEEE Micro, 14(4):48-58, August 1994.
27. K. Suzuki and A. Sangiovanni-Vincentelli. Efficient software performance estimation methods for hardware/software codesign. In Proceedings of the Design Automation Conference, pp. 605-610, June 1996.
28. D.E. Thomas, J.K. Adams, and H. Schmit. A model and methodology for hardware-software codesign. IEEE Design and Test of Computers, 10(3):6-15, September 1993.
29. R. Warrilow. All aboard the prototype express - Reconfigurable protoyping can shorten the route to asic. New Electronics, January 1999.