On synchronizable circuits and their synchronizing sequences

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 19, Issue 9, 2000, Pages 1086-1092

  Pomeranz, Irith ^a   Reddy, Sudhakar M ^b  

^a PURDUE UNIVERSITY   (United States)

^b UNIVERSITY OF IOWA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

STATE DIAGRAMS;

COINCIDENCE CIRCUITS; COMPUTER SIMULATION; ELECTRIC FAULT CURRENTS; ELECTRIC FAULT LOCATION; ELECTRIC NETWORK ANALYSIS;

SEQUENTIAL CIRCUITS;

EID: 0034258899     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.863649     Document Type: Article

References (18)

1. I. Pomeranz S. M. Reddy The multiple observation time test strategy IEEE Trans. Comput. 627 637 May 1992 12 3824 142689
2. H. Cho S.-W. Jeong F. Somenzi C. Pixley Synchronizing sequences and symbolic traversal techniques in test generation J. Electron. Testing: Theory Applicat. 4 19 31 Feb. 1993
3. J. A. Wehbeh D. G. Saab Initialization of sequential circuits and its application to ATPG Proc. VLSI Test Symp. 246 251 Proc. VLSI Test Symp. 1996-Apr. 3739 10937 510864
4. I. Pomeranz S. M. Reddy Fault simulation for synchronous sequential circuits under the multiple observation time testing approach Proc. 1993 Eur. Test Conf. 292 300 Proc. 1993 Eur. Test Conf. 1993 451 6322 246566
5. R. Krieger B. Becker M. Keim A hybrid fault simulator for synchronous sequential circuits Proc. 1994 Intl. Test Conf. 614 623 Proc. 1994 Intl. Test Conf. 1994-Oct. 4035 11581 528006
6. X. Lin I. Pomeranz S. M. Reddy MIX: A test generation system for synchronous sequential circuits Proc. 1998 VLSI Design Conf. 456 463 Proc. 1998 VLSI Design Conf. 1998-Jan. 5220 14112 646649
7. I. Pomeranz S. M. Reddy On removing redundancies from synchronous sequential circuits with synchronizing sequences IEEE Trans. Comput. 20 32 Jan. 1996 12 10292 481483
8. M. Abramovici M. A. Breuer A. D. Friedman Digital Systems Testing and Testable Design 1990 Computer Science Press
9. K.-T. Cheng V. D. Agrawal Initializability consideration in sequential machine synthesis IEEE Trans. Comput. 374 379 Mar. 1992 12 3571 127453
10. C. Pixley S.-W. Jeong G. D. Hachtel Exact calculation of synchronizing sequences based on binary decision diagrams Proc. 1992 Design Autom. Conf. 620 623 Proc. 1992 Design Autom. Conf. 1992-June 411 5909 227811
11. J.-K. Rho F. Somenzi C. Pixley Minimum length synchronizing sequences of finite state machine Proc. 1993 Design Autom. Conf. 463 468 Proc. 1993 Design Autom. Conf. 1993-June
12. J. A. Wehbeh D. G. Saab On the initialization of sequential circuits Proc. 1994 Intl. Test Conf. 233 238 Proc. 1994 Intl. Test Conf. 1994-Oct. 4035 11581 527954
13. M. Soufi Y. Savaria F. Darlay B. Kaminska Producing reliable initialization and test of sequential circuits with pseudorandom vectors IEEE Trans. Comput. 1251 1256 Oct. 1995 12 9844 467701
14. Y. Lu I. Pomeranz Synchronization of large sequential circuits by partial reset Proc. 14th VLSI Test Symp. 93 98 Proc. 14th VLSI Test Symp. 1996-Apr. 3739 10937 510841
15. M. Keim B. Becker B. Stenner On the (non-) resettability of synchronous sequential circuits Proc. VLSI Test Symp. 240 245 Proc. VLSI Test Symp. 1996-Apr. 3739 10937 510863
16. T. H. Cormen C. E. Leiserson R. L. Rivest Introduction to Algorithms 1994 The MIT Press MA, Cambridge
17. E. M. Rudnick Simulation-based techniques for sequential circuit testing Aug. 1994 Ph.D. dissertation IL, Urbana
18. E. M. Rudnick Simulation-based techniques for sequential circuit testing Aug. 1994 Center for Reliable and High Performance Computing, Univ. Illinois IL, Urbana Tech. Rep. CRHC-94-14