VLSI architectures for Weighted Order Statistic (WOS) filters

Signal Processing

Volumn 80, Issue 8, 2000, Pages 1419-1433

  Chakrabarti, Chaitali ^a   Lucke, Lori E ^b  

^a ARIZONA STATE UNIVERSITY   (United States)

^b 2610 Univ Ave   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DIGITAL FILTERS; RECURSIVE FUNCTIONS; SORTING; STATISTICAL METHODS; VLSI CIRCUITS;

RANK ORDER FILTERS; RECURSIVE MEDIAN FILTERS; SORTING NETWORK ARCHITECTURES; STACK FILTERS; WEIGHT ORDER STATISTIC FILTERS;

NONLINEAR FILTERING;

EID: 0034250797     PISSN: 01651684     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0165-1684(00)00046-3     Document Type: Article

References (25)

1. G.R. Arce, P.J. Warter, A median filter architecture suitable for VLSI implementation, Proceedings of 23rd Annual Allerton Conference on Communications, Control, and Computing, 1984, pp. 172-181.
2. K.E. Batcher, Sorting networks and their applications, AFIPS Spring Joint Computer Conference Vol. 32, 1968, pp. 307-314.
3. C. Chakrabarti, Efficient stack filter implementations of rank-order filters, Proceedings of the International Symposium on Circuits and Systems, May 1993.
4. Chakrabarti C. Sorting network based architectures for median filters. IEEE Trans. Circuits Systems. August 1993;723-727.
5. Chakrabarti C. High sample rate array architectures for median filters. IEEE Trans. Signal Process. 42:March 1994;707-712.
6. C. Chakrabarti, L.E. Lucke, Highly concurrent architectures for recursive median filters, in: L.D.J. Egger, P. Dewilde, E. Deprettero, J. Meerbergen (Eds.), VLSI Signal Processing, VI, IEEE Press, New York, 1993.
7. Chen K. Bit-serial realizations of a class of nonlinear filters based on positive boolean functions. IEEE Trans. Circuits Systems. 36:June 1989;785-794.
8. Coyle E.J., Lin J.-H. Stack filters and the mean absolute error criterion. IEEE Trans. Acoust. Speech Signal Process. 36(8):August 1988;1244-1254.
9. Coyle E.J., Lin J.-H., Gabbouj M. Optimal stack filtering and the estimation and structural approaches to image processing. IEEE Trans. Acoust. Speech Signal Process. 37(12):December 1989;2037-2066.
10. Egiazarian K., Vainio O., Astola J. Implementation of cascaded and recursive stack filters. Circuits Systems Signal Process. 15(1):January 1996;93-110.
11. Fitch J.P., Coyle E.J., Gallagher N.C. Jr. Median filtering by threshold decomposition. IEEE Trans. Acoust. Speech Signal Process. ASSP-29(6):October 1982;1183-1188.
12. Fitch J.P. Software and VLSI algorithms for generalized ranked order filtering. IEEE Trans. Circuits Systems. CAS-34(5):May 1987;553-559.
13. Gervorkian D.et al. Parallel algorithms and VLSI architectures for stack filtering. IEEE Trans. Signal Process. 43(1):January 1995;286-295.
14. Karaman M., Onural L., Atalar A. Design and implementation of a general purpose median filter unit in CMOS VLSI. IEEE J. Solid State Circuits. 25(2):April 1990.
15. Y. Lin, J. Astola, Y. Neuvo, Adaptive weighted order statistics filters, International Workshop on Algorithms and Parallel VLSI Architectures, June 1990, pp. 327-332.
16. Y. Lin, J. Astola, Y. Neuvo, Adaptive weighted median filtering under the mean absolute error criterion. Proceedings of the IEEE Workshop on Visual Signal Processing and Communications, June 1991, pp. 184-187.
17. Y. Lin, J. Astola, Y. Neuvo, Optimal weighted order statistic filters under the mean absolute error criterion, Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, 1991, pp. 2529-2532.
18. L.E. Lucke, R. Kroenke, Training recursive structures for weighted order statistic filtering, Proceedings of the IEEE International Symposium on Circuits and Systems, London, June 1994.
19. L.E. Lucke, K.K. Parhi, A new VLSI architecture for rank order and stack filters, Proceedings of the International Symposium on Circuits and Systems, May 1992, pp. 101-104.
20. L.E. Lucke, K.K. Parhi, VLSI architectures for weighted order statistics filters, Proceedings of the IEEE Winter Workshop on Nonlinear Digital Signal Processing, Finland, January 1993.
21. Oflazer K. Design and implementation of a single-chip 1-D median filter. IEEE Trans. Acoust. Speech Signal Process. ASSP-31(4):October 1983;1164-1168.
22. Parhi K.K., Wang C.Y., Brown A.P. Synthesis of control circuits in folded pipelined DSP architectures. IEEE J. Solid-State Circuits. 27(1):January 1992;29-43.
23. Richards D. VLSI median filters. IEEE Trans. Acoust. Speech Signal Process. 38(7):January 1990.
24. Wendt P.D., Coyle E.J., Gallagher N.C., Jr. Stack filters. IEEE Trans. Acoust. Speech Signal Process. ASSP-34(4):August 1986;898-911.
25. Yli-Harja O., Astola J., Neuvo Y. Analysis of the properties of median and weighted median filters using threshold logic and stack filter representation. IEEE Trans. Signal Process. February 1991;395-410.