On interaction between interconnection network design and latency hiding techniques in multiprocessors

Journal of Supercomputing

Volumn 16, Issue 3, 2000, Pages 197-216

  Kim, Sunil ^a   Veidenbaum, Alexander V ^b  

^a Hong Ik University   (South Korea)

^b Ringgold Standard Institution Informatics   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; BUFFER STORAGE; CHANNEL CAPACITY; COMPUTER SIMULATION; CONGESTION CONTROL (COMMUNICATION); INTERCONNECTION NETWORKS; RESOURCE ALLOCATION; STORAGE ALLOCATION (COMPUTER); TELECOMMUNICATION TRAFFIC;

LATENCY HIDING; PREFETCHING; WEAK CONSISTENCY;

MULTIPROCESSING SYSTEMS;

EID: 0034229872     PISSN: 09208542     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008113009823     Document Type: Article

References (32)

1. D. Bailey, H. Simon, J. Barton, and T. Lasinski. The NAS parallel benchmarks. Technical report RNR-91-02, NASA Ames Research Center, 1991.
2. R. Berrendorf, H. C. Burg, U. Detert, R. Esser, M. Gerndt, and R. Knecht. Intel Paragon XP/S-architecture, software environment, and performance. Technical report KFA-ZAM-IB-9409, KFA Research Centre, Juelich, 1994.
3. M. Dubois, C. Scheurich, and F. Briggs. Memory access buffering in multiprocessors. In International Symposium on Computer Architecture, pp. 434-442, 1986.
4. P.-Y. Chen, D. H. Lawrie, P.-C. Yew, and D. A. Padua. Interconnection networks using shuffles. IEEE Computers, pp. 55-64, 1981.
5. P.-Y. Chen, P.-C. Yew, and D. Lawrie. Performance of packet switching in buffered single-stage shuffle-exchange networks. In International Conference on Distributed Computing Systems, pp. 622-627, 1982.
6. T.-F. Chen. Data prefetching for high-performance processors. Ph.D. thesis, University of Washington, 1993.
7. Y.-C. Chen. Cache design and performance in a large-scale shared-memory multiprocessor system. Ph.D. thesis, University of Illinois at Urbana-Champaign, 1993.
8. G. Cybenko, L. Kipp, L. Pointer, and D. Kuck. Supercomputer performance evaluation and the perfect benchmarks. In International Conference on Supercomputing, 1990.
9. F. Dahlgren and P. Stenstrom. Effectiveness of hardware-based stride and sequential prefetching in shared-memory multiprocessors. In International Symposium on High-Performance Computer Architecture, January 1995.
10. A. DeHone, F. Chong, M. Becker, E. Egozy, H. Minsky, S. Peretz, Jr., and T. F. Knight. Metro: a router architecture for high-performance, short-haul routing networks. In International Symposium on Computer Architecture, pp. 266-277, April 1994.
11. D. M. Dias and J. R. Jump. Analysis and simulation of buffered delta networks. IEEE Transactions on Computers, C-30(4):331-340, April 1981.
12. J. W. C. Fu and J. H. Patel. Data prefetching in multiprocessor vector cache memories. In International Symposium on Computer Architecture, pp. 54-63, May 1991.
13. D. J. Kuck et al. The Cedar system and an initial performance study. In 20th International Symposium on Computer Architecture, May 1993.
14. E. H. Gornish, E. D. Granston, and A. V. Veidenbaum. Compiler-directed data prefetching in multiprocessors with memory hierarchies. In International Conference on Supercomputing, pp. 354-368, June 1990.
15. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In International Symposium on Computer Architecture, pp. 364-373, May 1990.
16. M. J. Karol, M. G. Hluchyj, and S. P. Morgan. Input versus output queueing on a space-division packet switch. IEEE Transactions on Communications, COM-35(12):1347-1356, December 1987.
17. P. Kermani and L. Kleinrock. Virtual cut-through: A new computer communication switching technique. Computer Networks, 3:267-286, 1979.
18. S. Kim and A. Veidenbaum. On shortest path routing in single stage shuffle-exchange networks. In Seventh Annual ACM Symposium on Parallel Algorithms and Architectures 95, July 1995.
19. R. K. Koeninger, M. Furtney, and M. Walker. A shared memory MPP from Cray research. Digital Technical Journal, 6(2):8-21, Spring 1994.
20. M. Kumar and J. R. Jump. Performance enhancement in buffered delta networks using crossbar switches and multiple links. Journal of Parallel and Distributed Computing, (1):81-103, 1984.
21. D. H. Lawrie and D. A. Padua. Analysis of message switching with shuffle-exchanges in multiprocessors. In The Proceedings of the Workshop on Interconnection Networks for Parallel and Distributed Processing, pp. 116-123, 1980.
22. C. Leiserson, et al. The network architecture of the connection machine CM-5. In Symposium on Parallel Algorithms and Architectures 92, pp. 272-285, June 1992.
23. T. Mowry and A. Gupta. Tolerating latency through software-controlled prefetching in shared-memory multiprocessors. Journal of Parallel and Distributed Computing, pp. 87-106, June 1991.
24. K. Padmanabhan. Design and analysis of even-sized binary shuffle-exchange networks for multiprocessor. IEEE Transactions on Parallel and Distributed Systems, 2(4):385-397, October 1991.
25. S. Palacharla and R. E. Kessler. Evaluating stream buffers as a secondary cache replacement. In International Symposium on Computer Architecture, pp. 24-33, May 1994.
26. G. F. Pfister, W. C. Brantley, D. A. George, S. L. Harvey, W. J. Kleinfelder, K. P. McAuliffe, E. A. Melton, V. A. Norton, and J. Weiss. The IBM research parallel processor prototype (rp3): introduction and architecture. In International Conference on Parallel Processing, pp. 764-771, 1985.
27. G. E. Schmit. The butterfly parallel processor. In International Conference on Supercomputing, pp. 362-365, 1987.
28. A. J. Smith. Cache memories. Computing Surveys, 14(3):473-530, September 1982.
29. C. B. Stunkel, D. G. Shea, B. Abali, M. M. Denneau, P. H. Hochschild, D. J. Joseph, B. J. Nathanson, M. Tsao, and P. R. Varker. Architecture and implementation of Vulcan. In Proceeding of the 8th International Parallel Processing Symposium, pp. 268-274, April 1994.
30. C. B. Stunkel, D. G. Shea, D. G. Grice, P. H. Hochschild, and M. Tsao. The SP1 high-performance switch. In Proceedings of the Scalable High Performance Computing Conference, pp. 150-157, May 1994.
31. D. M. Tullsen and S. J. Eggers. Limitations of cache prefetching on a bus-based multiprocessor. In International Symposium on Computer Architecture, pp. 278-288, May 1993.
32. A. Veidenbaum. A compiler-assisted cache coherence solution for multiprocessors. In International Conference on Parallel Processing, pp. 1029-1036, 1986.