Solving graph theory problems using reconfigurable pipelined optical buses

Parallel Computing

Volumn 26, Issue 6, 2000, Pages 723-735

  Li, Keqin ^a   Pan, Yi ^b   Hamdi, Mounir ^c  

^a STATE UNIVERSITY OF NEW YORK   (United States)

^b University of Dayton   (United States)

^c HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER NETWORKS; GRAPH THEORY; MATRIX ALGEBRA; OPTICAL COMMUNICATION; OPTICAL DATA PROCESSING; PROBLEM SOLVING;

GRAPH ALGORITHMS; PIPELINED COMMUNICATION; PIPELINED OPTICAL BUSES; RECONFIGURABLE NETWORKS;

PARALLEL PROCESSING SYSTEMS;

EID: 0034188384     PISSN: 01678191     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-8191(99)00126-X     Document Type: Article

References (20)

1. Akl S.G. Parallel Computation: Models and Methods. 1997;Prentice-Hall, Upper Saddle River, NJ.
2. Chiarulli D., Melhem R., Levitan S. Using coincident optical pulses for parallel memory addressing. IEEE Computer. 30:1987;48-57.
3. Dekel E., Nassimi D., Sahni S. Parallel matrix and graph algorithms. SIAM Journal on Computing. 10:1981;657-673.
4. M. Hamdi, C. Qiao, Y. Pan, J. Tong, Communication-efficient sorting algorithms on reconfigurable array of processors with slotted optical buses, Journal of Parallel and Distributed Computing, to appear.
5. JáJá J. An Introduction to Parallel Algorithms. 1992;Addison-Wesley, Reading, MA.
6. Levitan S., Chiarulli D., Melhem R. Coincident pulse techniques for multiprocessor interconnection structures. Applied Optics. 29:1990;2024-2039.
7. Li K. Constant time boolean matrix multiplication on a linear array with a reconfigurable pipelined bus system. Journal of Supercomputing. 11(4):1997;391-403.
8. K. Li, V.Y. Pan, Parallel matrix multiplication on a linear array with a reconfigurable pipelined bus system, in: Proceedings of the Second Merged Symposium of 13th International Parallel Processing Symposium and 10th Symposium on Parallel and Distributed Processing, San Juan, PR, April 1999, pp. 31-35.
9. Li K., Pan Y., Zheng S.-Q. Parallel Computing Using Optical Interconnections. 1998;Kluwer Academic Publishers, Boston, MA.
10. Li K., Pan Y., Zheng S.-Q. Fast and processor efficient parallel matrix multiplication algorithms on a linear array with a reconfigurable pipelined bus system. IEEE Transactions on Parallel and Distributed Systems. 9(8):1998;705-720.
11. Li K., Pan Y., Zheng S.-Q. Parallel matrix computations using a reconfigurable pipelined optical bus. Journal of Parallel and Distributed Computing. 59(1):1999;13-30.
12. Li K., Pan Y., Zheng S.-Q. Efficient deterministic and probabilistic simulations of PRAMs on linear arrays with reconfigurable pipelined bus systems. Journal of Supercomputing. 15(2):2000;163-181.
13. Maggs B.M., Plotkin S.A. Minimum-cost spanning tree as a path-finding problem. Information Processing Letters. 26:1988;291-293.
14. Pan Y., Hamdi M. Efficient computation of singular value decomposition on arrays with pipelined optical buses. Journal of Network and Computer Applications. 19:1996;235-248.
15. Pan Y., Hamdi M., Li K. Efficient and scalable quicksort on a linear array with a reconfigurable pipelined bus system. Future Generation Computer Systems. 13(6):1998;501-513.
16. Pan Y., Li K. Linear array with a reconfigurable pipelined bus system - concepts and applications. Journal of Information Sciences. 106(3-4):1998;237-258.
17. Pan Y., Li K., Zheng S.-Q. Fast nearest neighbor algorithms on a linear array with a reconfigurable pipelined bus system. Journal of Parallel Algorithms and Applications. 13:1998;1-25.
18. Park H., Kim H.J., Prasanna V.K. An O(1) time optimal algorithm for multiplying matrices on reconfigurable mesh. Information Processing Letters. 47:1993;109-113.
19. Rajasekaran S., Sen S. Random sampling techniques and parallel algorithm design. Reif J.H. Synthesis of Parallel Algorithms. 1993;411-451 Morgan Kaufmann, Los Altos, CA.
20. Wang B.-F., Chen G.-H. Constant time algorithms for the transitive closure and some related graph problems on processor arrays with reconfigurable bus systems. IEEE Transactions on Parallel and Distributed Systems. 1:1990;500-507.