Trading accuracy for speed in parallel simulated annealing with simultaneous moves

Parallel Computing

Volumn 26, Issue 1, 2000, Pages 135-150

  Durand, M D ^a   White, Steve R ^b  

^a PRINCETON UNIVERSITY   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; SIMULATED ANNEALING;

BOLTZMANN DISTRIBUTION; METROPOLIS ALGORITHM;

PARALLEL PROCESSING SYSTEMS;

EID: 0033887575     PISSN: 01678191     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-8191(99)00099-X     Document Type: Article

References (26)

1. Azencott R. Simulated Annealing: Parallelization Techniques. 1992;Wiley, New York.
2. Banerjee P., Jones M.H., Sargent J.S. Parallel simulated annealing algorithms for cell placement on hypercube multiprocessors. IEEE Transactions on Parallel and Distributed Systems. 1(1):1990;91-106.
3. A. Casotto, F. Romeo, A. Sangiovanni-Vincentelli, A parallel simulated annealing algorithm for the placement of macro-cells, IEEE Transactions on Computer-Aided Design CAD 6 (5) September (1987) 838-847.
4. A. Casotto, A. Sangiovanni-Vincentelli, Placement of standard cells using simulated annealing on the connection machine, in: International Conference on Computer-Aided Design, IEEE, November 1987, pp. 350-353.
5. Czerny V. Thermodynamical approach to the traveling salesman problem: An efficient simulation algorithm. Journal of Optimization Theory and Applications. 45:1985;41-51.
6. F. Darema, S. Kirkpatrick, V.A. Norton, Parallel techniques for chip placement by simulated annealing on shared memory systems, in: International Conference on Computer Design, IEEE, 1987, pp. 87-90.
7. M.D. Durand, Parallel simulated annealing: Accuracy vs. speed in placement, IEEE Design and Test of Computers June (1989) 8-34.
8. M.D. Durand, Trading accuracy for speed in parallel simulated annealing algorithms, Ph.D. thesis, Columbia University, New York, 1990.
9. M.D. Durand, S.R. White, Permissible error in parallel simulated annealing, in: International Workshop on Placement and Routing, Microelectronics Center of North Carolina, May 1990.
10. M.D. Durand, Steve R. White, Permissible error in parallel simulated annealing, Technical Report RC15487, IBM, Yorktown Heights, NY, February 1990.
11. Saul B. Gelfand, Sanjoy K. Mitter, Simulated annealing with noisy or imprecise energy measurements, Journal of Optimization Theory and Applications 62 (1) (1989) 49-62.
12. D.R. Greening, Equilibrium conditions of asynchronous parallel simulated annealing, in: International Workshop on Placement and Routing, Microelectronics Center of North Carolina, May 1990.
13. Daniel R. Greening, Parallel simulated annealing techniques, Physica D: Non-linear Phenomena, 1990 (also appeared as IBM Research Report RC 15268).
14. D.R. Greening, F.Darema, Rectangular spatial decomposition methods for parallel simulated annealing, in: Proceedings of the International Conference on Supercomputing, Crete, Greece, June 1989.
15. Grover L.K. A new simulated annealing algorithm for standard cell placement. Proceedings of the International Conference on Computer-Aided Design. 1986;378-380.
16. L.K. Grover, Simulated annealing using approximate calculations, in: Computer Aided VLSI Design, volume 6. Ablex Publishing Corp, 1990 (Also appeared as ATT Bell Labs Technical Report 52231-860410-01).
17. Hong C.-E., McMillin B.M. Relaxing synchronization in distributed simulated annealing. IEEE Transactions on Parallel and Distributed Systems. 6(2):1995;189-195.
18. R. Jayaraman, R.A. Rutenbar, Floorplanning by annealing on a hypercube multiprocessor, in: International Conference on Computer-Aided Design, IEEE, November 1987, pp. 346-349.
19. R. Jayaraman, F. Darema, Error tolerance in parallel simulated annealing techniques, in: Proceedings of the International Conference on Computer Design, IEEE Computer Society Press, 1988, pp. 545-548.
20. S. Kirkpatrick, C.D. Gelatt, Jr., M.P. Vecchi, Optimization by simulated annealing, Science 220 (4598) May (1983) 45-54.
21. S.A. Kravitz, R.A. Rutenbar, Placement by simulated annealing on a multiprocessor, IEEE Transactions on Computer-Aided Design CAD 6 (4) July (1987) 534-549.
22. Metropolis N., Rosenbluth A.W., Rosenbluth M.N., Teller A.H., Teller E. Equation of state calculations by fast computing machines. Journal of Chemical Physics. 21:1953;1087.
23. Reif F. Fundamentals of Statistical and Thermal Physics. 1965;McGraw-Hill, New York.
24. J.S. Rose, W.M. Snelgrove, Z.G. Vranesic, Parallel standard cell placement algorithms with quality equivalent to simulated annealing, IEEE Transactions on Computer-Aided Design CAD 7 (3) March (1988) 387-396.
25. van Laarhoven P.J.M., Aarts E.H.L. Simulated Annealing: Theory and Applications. 1987;D. Reidel Publishing Company, Boston.
26. C.-P. Wong, R.-D. Fiebrich, Simulated annealing-based circuit placement algorithm on the connection machine system, in: International Conference on Computer Design, IEEE, 1987, pp. 78-82.