-
2
-
-
0032095721
-
-
vol. 45, pp. 1246-1252, June 1998.
-
A. Chatterjee, M. Rodder, and I. C. Chen, A transistor performance figure-of-merit including the effect of gate resistance and its application to scaling to sub-0.25-|lm CMOS logic technologies, IEEE Trans. Electron Devices, vol. 45, pp. 1246-1252, June 1998.
-
A Transistor Performance Figure-of-merit Including the Effect of Gate Resistance and Its Application to Scaling to Sub-0.25-|lm CMOS Logic Technologies, IEEE Trans. Electron Devices
-
-
Chatterjee, A.1
Rodder, M.2
Chen, I.C.3
-
3
-
-
0000292241
-
-
vol. 63, pp. 1990-1999, 1988.
-
-/p junctions, J. Appl. Phys., vol. 63, pp. 1990-1999, 1988.
-
-/p Junctions, J. Appl. Phys.
-
-
Liu, R.1
Williams, D.S.2
Lynch, W.T.3
-
4
-
-
0025430374
-
-
vol. 11, pp. 191-193, 1990.
-
J. Lin, S. Banerjee, J. Lee, and C. Teng, Soft breakdown in titaniumsuicided shallow source/drain junctions, IEEE Electron Device Lett., vol. 11, pp. 191-193, 1990.
-
Soft Breakdown in Titaniumsuicided Shallow Source/drain Junctions, IEEE Electron Device Lett.
-
-
Lin, J.1
Banerjee, S.2
Lee, J.3
Teng, C.4
-
5
-
-
33644897472
-
+ /p junctions fabricated using rapid thermal processing, Appl
-
vol. 58, pp. 1280-1282, 1991.
-
+ /p junctions fabricated using rapid thermal processing, Appl. Phys. Lett., vol. 58, pp. 1280-1282, 1991.
-
Phys. Lett.
-
-
Ada-Hanifi, M.1
-
7
-
-
0021640383
-
-
1984, pp. 634-637.
-
S. Wong, D. Bradbury, and K. Chiu, Elevated source/drain MOSFET, in IEDM Tech. Dig., 1984, pp. 634-637.
-
Elevated Source/drain MOSFET, in IEDM Tech. Dig.
-
-
Wong, S.1
Bradbury, D.2
Chiu, K.3
-
8
-
-
0032166533
-
-
vol. 45, pp. 1946-1952, Sept. 1998.
-
+ /p junctions by implant into CoSi2 formed on selective epitaxy for deep submicron MOSFET's, IEEE Trans. Electron Devices, vol. 45, pp. 1946-1952, Sept. 1998.
-
+ /P Junctions by Implant into CoSi2 Formed on Selective Epitaxy for Deep Submicron MOSFET's, IEEE Trans. Electron Devices
-
-
Sun, J.J.1
Tsai, J.Y.2
Osburn, C.M.3
-
9
-
-
0003118986
-
-
vol. 20, pp. 42-44, Jan. 1999.
-
H. D. Lee and Y. J. Lee, Arsenic and phosphorus double ion implanted source/drain junction for quarter and sub-quarter micron MOSFET technology, IEEE Electron Device Lett., vol. 20, pp. 42-44, Jan. 1999.
-
Arsenic and Phosphorus Double Ion Implanted Source/drain Junction for Quarter and Sub-quarter Micron MOSFET Technology, IEEE Electron Device Lett.
-
-
Lee, H.D.1
Lee, Y.J.2
-
10
-
-
0032138127
-
-
vol. 45, pp. 1848-1850, Aug. 1998.
-
H. D. Lee and J. M. Hwang, Accurate extraction of reverse leakage current components of shallow suicided p+-n junction for quarter and sub-quarter-micron MOSFET's, IEEE Trans. Electron Devices, vol. 45, pp. 1848-1850, Aug. 1998.
-
Accurate Extraction of Reverse Leakage Current Components of Shallow Suicided P+-n Junction for Quarter and Sub-quarter-micron MOSFET's, IEEE Trans. Electron Devices
-
-
Lee, H.D.1
Hwang, J.M.2
-
11
-
-
36849101960
-
-
vol. 39, pp. 5600-5604, Nov. 1968.
-
J. R. Yeargan and H. L. Taylor, The Poole-Frenkel effect with compensation present, J. Appl. Phys., vol. 39, pp. 5600-5604, Nov. 1968.
-
The Poole-Frenkel Effect with Compensation Present, J. Appl. Phys.
-
-
Yeargan, J.R.1
Taylor, H.L.2
-
12
-
-
0018506275
-
-
vol. 50, pp. 5484-5487, Aug. 1979.
-
G. Vincent, A. Chantre, and D. Bois, Electric field effect on the thermal emission of traps in semiconductor junctions, J. Appl. Phys., vol. 50, pp. 5484-5487, Aug. 1979.
-
Electric Field Effect on the Thermal Emission of Traps in Semiconductor Junctions, J. Appl. Phys.
-
-
Vincent, G.1
Chantre, A.2
Bois, D.3
-
13
-
-
0022059735
-
-
vol. 28, no. 5, pp. 41725, 1985.
-
+p drain diodes, Solid-State Electron., vol. 28, no. 5, pp. 41725, 1985.
-
+p Drain Diodes, Solid-State Electron.
-
-
Theunissen, M.J.J.1
List, F.J.2
-
14
-
-
0026106496
-
-
vol. 20, pp. 74-76, Feb. 1991.
-
C. H. Han and K. Kim, Leakage mechanism in the heavily doped gated diode structures, IEEE Electron Device Lett., vol. 20, pp. 74-76, Feb. 1991.
-
Leakage Mechanism in the Heavily Doped Gated Diode Structures, IEEE Electron Device Lett.
-
-
Han, C.H.1
Kim, K.2
-
15
-
-
0023089947
-
-
vol. 34, pp. 130-138, Jan. 1987.
-
J. C. S. Woo, J. D. Plummer, and J. M. C. Stork, Non-Ideal base current in bipolar transistors at low temperatures, IEEE Trans. Electron Devices, vol. 34, pp. 130-138, Jan. 1987.
-
Non-Ideal Base Current in Bipolar Transistors at Low Temperatures, IEEE Trans. Electron Devices
-
-
Woo, J.C.S.1
Plummer, J.D.2
Stork, J.M.C.3
|