Digitally programmable decibel-linear CMOS VGA for low-power mixed-signal applications

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 47, Issue 5, 2000, Pages 388-398

  Elwan, Hassan O ^b   Ismail, Mohammed ^a,b  

^a IEEE

^b The Ohio State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC DISTORTION; ELECTRIC POWER SUPPLIES TO APPARATUS; GAIN CONTROL; OPERATIONAL AMPLIFIERS; TRANSCONDUCTANCE;

CURRENT DIVISION NETWORK; CURRENT SENSED OPERATIONAL AMPLIFIER; DIGITAL OFFSET TRIMMING; VARIABLE GAIN AMPLIFIER;

CMOS INTEGRATED CIRCUITS;

EID: 0033741450     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.842107     Document Type: Article

References (12)

1. R. Harjani, 22A low-power CMOS VGA for 50 Mb/s disk drive read channels, IEEE Trans. Circuits Syst. II, vol. 42, pp. 370-376, June 1995.
2. W. A. Serdijn, A. C. van der Woerd, J. Davidse, and A. H. M. Van Roermund, A low-voltage low-power fully integratable automatic gain control for hearing instruments, IEEE J. Solid-State Circuits, vol. 29, pp. 943-946, Aug. 1994.
3. G. S. Sahota and C. J. Persico, High dynamic range variable-gain amplifier for CDMA wireless applications, in ISSCC'97, San Francisco, CA, 1997, pp. 374-375. Session 22, paper 22.6.
4. M. Shiue, C. C. Wangc, and W. Way, A VLSI design of dual-loop automatic gain control for dual-mode QAM/VSB CATV modem, in Proc. IEEE Int. Symp. Circuits Syst., Monterey, CA, 1998.
5. T. Yasuda and H. Andoh, Differential analog data path offset calibration method, in Proc. 2nd Analog VLSI Workshop, Santa Clara, CA, June 1998, pp. 151-156.
6. A. Motamed, C. Hwang, and M. Ismail, CMOS exponential current-tovoltage converter, Electron. Lett., vol. 33, no. 12, pp. 998-1000, 1997.
7. C. Toumazou, J. Lidgey, and A. Payne, Emerging techniques for high frequency BJT amplifier design, presented at the 1st Int. Conf. Electronics Circuits and Systems, Cairo, Egypt, Dec. 1994.
8. H. Wallinga and K. Bult, Design and analysis of CMOS and signal processing circuits by means of a graphical MOST model, IEEE J. Solid-State Circuits, vol. 24, June 1989.
9. K. Bult and C. J. M. Geelen, An inherently linear and compact MOST-only current division technique, IEEE J. Solid-State Circuits, vol. 27, pp. 1730-1735, Dec. 1992.
10. C. Toumazou, F. J. Lidgey, and D. G. Haigh, Analogue 1C Design: The Current Mode Approach, London, U.K.: Peregrinus, 1990.
11. C. Hammerschmied and Q. Huang, Design and implementation of an untrimmed Mosfet-only 10-bit A/D converter with- 79 dBTHD,/£££ J. Solid-State Circuits, vol. 33, pp. 1148-1157, Aug. 1998.
12. M. C. Schneider, C. Galup-Motoro, and S. N. Filho, Digitally programmable V-I convenor for application in MOSFET-C filters, Electron. Lett., vol. 31, pp. 1526-1527, Aug. 1995.