WCET analysis of superscalar processors using simulation with Coloured Petri Nets

Real-Time Systems

Volumn 18, Issue 2, 2000, Pages 275-288

  Burns, Frank ^a   Koelmans, Albert ^a   Yakovlev, Alexandre ^a  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK CODES; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; COMPUTER SYSTEMS PROGRAMMING; MATHEMATICAL MODELS; PETRI NETS; PIPELINE PROCESSING SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS);

COLORED PETRI NETS (CP-NETS); SUPERSCALAR PROCESSORS; WORST CASE EXECUTION TIME (WCET);

PROGRAM PROCESSORS;

EID: 0033733698     PISSN: 09226443     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008101416758     Document Type: Article

References (19)

1. Appel, A. W., and MacQueen, D. B. 1991. Standard ML of New Jersey. In Third Int. Symp. on Programming Languages Implementation and Logic Programming, Maluszyński, J., and Wirsing, M., eds. Lecture Notes on Computer Science, Volume 528, Springer.
2. Arvind, D. K., and Rebello, V. E. F. 1994. Instruction-level parallelism in asynchronous processor architectures. In Proceedings of the Third Int. Workshop on Algorithms and Parallel VLSI Architectures, Moonen, M., and Catthoor, F., eds. Elsevier Science Publishers, Leuven, Belgium, pp. 203-215.
3. Burns, F. P., Koelmans, A. M., and Yakovlev, A. V. 1999. Analysing superscalar processor architectures with coloured Petri nets. Int. J. Software Tools for Technology Transfer 2: 182-191.
4. Choi, J., Lee, J., and Kong, I. 1994. Timing Analysis of Superscalar Programs using ACSR. Technical report, Dept. of Computer and Information Science, University of Pennsylvania.
5. Christensen, S., Jorgensen, J. B., and Kristensen, L.M. 1997. Design/CPN - A computer tool for coloured Petri nets. In Proceedings of Tacas ‘97, Brinksma, E., ed. Lecture Notes on Computer Science, Volume 1217, Springer, pp. 209-223.
6. Diep, T. A. 1995. A visualization based microarchitecture workbench. Proc. Caregie Mellon University, PhD Thesis.
7. Healy, C., Whalley, D. B., and Harmon, M. G. 1995. Integrating the timing analysis of pipelining and instruction caching. Proc. 16th Conf. Real-Time Systems Symposium.
8. Jensen, K. 1997. Coloured Petri nets. Basic concepts, analysis methods and practical use. Volume 1, Basic concepts. EATCS Monographs in Theoretical Computer Science, Springer-Verlag, ISBN 3-540-58276-2.
9. Johnson, M. 1991. Superscalar Microprocessor Design. Prentice Hall.
10. Li, Y. S., Malik, S., and Wolfe, A. 1995. Performance estimation of embedded software with instruction cache modelling. Proc. Int. Conf. Computer Aided Design.
11. Lim, S. S., Bae, Y. H., Jang, G. T., Rhee, B. D., Min, S. L., Park, C. Y., Shin, H., Park, K., and Kim, C. S. 1994. An accurate worst case timing analysis technique for RISC processors. Proc 15th IEEE Real-Time Systems Symp.: 97-108.
12. Lim, S. S., Han, J. H., Kim, J., and Min, S. L. 1998. A worst case timing analysis technique for multiple-issue machines. Proc. 19th Conf. Real-Time Systems Symposium.
13. Narasimham, K., and Nilsen, K. D. 1994. Portable execution time analysis for RISC processors. Languages, Compilers, and Tools for Real-Time Systems.
14. Park, C. Y 1993. Predicting program execution times by analyzing static and dynamic program paths. J. Real Time Systems 5(1): 31-61.
15. Puschner, P., and Koza, C. 1989. Calculating the maximum execution time of real-time programs. J. Real Time Systems 1(2): 159-176.
16. Razouk, R. R. 1987. The use of Petri nets for modeling pipelined processors. Technical Report 87-29, University of California, Department of Information and Computer Science.
17. Shaw, A. C. 1989. Reasoning about time in higher-level language software. IEEE Trans. Software Engineering 15(7): 875-889.
18. Schneider, J., and Ferdinand, C. 1999. Pipeline behaviour prediction for superscalar processors by abstract interpretation. Languages, Compilers, and Tools for Embedded Systems.
19. Zhang, N. N., Burns, A., and Nicholson, M. 1993. Pipelined processors and worst case execution times. J. Real Time Systems 5(4).