The evolution of RISC technology at IBM

IBM Journal of Research and Development

Volumn 44, Issue 1-2, 2000, Pages 48-54

  Cocke, John ^a   Markstein, V ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SYSTEMS PROGRAMMING; DATA STORAGE EQUIPMENT; PROGRAM COMPILERS; RESPONSE TIME (COMPUTER SYSTEMS); STORAGE ALLOCATION (COMPUTER);

CENTRAL PROCESSING UNIT (CPU);

REDUCED INSTRUCTION SET COMPUTING;

EID: 0033721280     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.441.0048     Document Type: Article

References (21)

1. JohnjCocke, "1987 Turing Award Acceptance Speech," Commun. ACM 31,250 (March 1988).
2. J. C. Gibson, "The Gibson Mix," Technical Report TR00.2043, IBM Systems Development Division, Poughkeepsie, NY, 1970.
3. D. R. Ditzel and H. R. McLellan, "Branch Folding in the CRISP Microcomputer: Reducing Branch Delays to Zero," Proceedings of the 14th Annual Meeting of the International Society for Computing Architecture, Tokyo, 1987. IEEE, New York, Cat. No. 87CH2420-8 (1987).
4. V. I. Markstein, J. Cocke, and P. W. Markstein, "Optimization of Range Checking," ACM SIGPLAN Notices 17,114-119 (1982).
5. M. E. Hopkins and M. A. Auslander, "An Overview of the PL.8 Compiler," ACM SIGPLAN Notices 17,22-31 (1982).
6. J. Cocke and J. Schwanz, "High Level Languages and Their Compilers," Courant Computer Science Notes C66, Courant Institute of Mathematical Sciences, New York University, New York, 1969.
7. J. T. Schwanz, "On Programming: An Interim Report on the SETL Project," Courant Computer Science Notes S91, Courant Institute of Mathematical Sciences, New York University, New York, 1973.
8. G. Chaitin, "Register Allocation Via Coloring," Comput. Lang. 6,47-57(1981).
9. George Radin, "The 801 Minicomputer," IBM J. Res. Develop. 27, 237-246 (1983).
10. J. Hennessy, "Overview of the Stanford UCode Compiler System," (monograph), Stanford University, Stanford, CA, 1982.
11. J. Cocke and P. W. Markstein, "Measurements of Program Improvement Algorithms," Proceedings oflFIP 80, NorthHolland Publishing Co., Amsterdam, 1980, pp. 221-228.
12. P. Wallich, "Toward Simpler, Faster Computers," IEEE Spectrum 22, 38-45 (1985).
13. AIX/RTXL FORTRAN Users Guide, Order No. SC09-1268, IBM Canada Ltd., 1989; available through IBM branch offices.
14. G. F. Grohoski, "Machine Organization of the IBM RISC System/6000 Processor," 1BMJ. Res. Develop. 34, 37-58 (1990, this issue).
15. R. K. Montoye, E. Hokenek, and S. L. Runyon, "Design of the IBM RISC System/6000 Floating-Point Execution Unit," IBM J. Res. Develop. 34, 59-70 (1990, this issue).
16. H. S. Warren, Jr., "Instruction Scheduling for the IBM RISC System/6000 Processor," IBMJ. Res. Develop. 34, 85-92 (1990, this issue).
17. M. C. Golumbic and V. Rainish, "Instruction Scheduling Beyond Basic Blocks," IBMJ. Res. Develop. 34, 93-97 (1990, this issue).
18. "IEEE Standard for Binary Floating-Point Arithmetic," ANSI/IEEE Standard No. 754, American National Standards Institute, Washington, DC, 1988.
19. P. W. Markstein, "Computation of Elementary Functions on the IBM RISC System/6000 Processor," IBM J. Res. Develop. 34, 111-119 (1990, this issue).
20. "Performance Brief: CPU Benchmarks," Performance Brief 3.9, John Mashee, Ed., MIPS Computer Systems, Inc., Sunnyvale, CA, January 1990. A description of the Dhrystone and UNPACK benchmarks and the conditions of their application to the RISC System/6000
21. processor is given in H. B. Bakoglu, G. F. Grohoski, and R. K. Montoye, "The IBM RISC System/6000 Processor: Hardware Overview," IBM J. Res. Devel. 34, 12-22 (1990, this issue).